You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Dolu1990 3d28a5e468
Merge pull request #258 from reostat/dev
5 päivää sitten
core Now Both VHDL and Verilog backend emit syncronus reads as don't care readDurrinWrite using separated process for each memory ports. 1 kuukausi sitten
debugger Fix many compilation warnings #171 1 vuosi sitten
demo Fix many compilation warnings #171 1 vuosi sitten
lib AsyncMemoryBusFactory fix for writeMemWordAligned 6 päivää sitten
project version++ 1 viikko sitten
sim/src VerilatorBackend add -Wno-CMPCONST 2 kuukautta sitten
storage Remove delayed init from bundle to allow inner class bundle declaration 4 vuotta sitten
tester Fix SpinalSimBmbInterconnectGeneratorTester typo 2 viikkoa sitten
.gitattributes Added git attributes. 4 vuotta sitten
.gitignore update to SBT 1.3.3 3 kuukautta sitten
.gitmodules add cocotblib 3 vuotta sitten
.travis.yml add (dummy) envvar to identify the new job 11 kuukautta sitten
Dockerfile dockerize 11 kuukautta sitten
LICENSE Change spinal.lib license to MIT 3 vuotta sitten
LICENSE_core Change spinal.lib license to MIT 3 vuotta sitten
LICENSE_lib Change spinal.lib license to MIT 3 vuotta sitten
README.md Fix a few textual mistakes in the readme. 11 kuukautta sitten
build.sbt Add sbt-assembly 2 kuukautta sitten
todo.md (a)syncronous -> (a)synchronous 1 vuosi sitten
travis.sh Fix travis verilator 1 viikko sitten

README.md

About SpinalHDL

SpinalHDL is:

  • A language to describe digital hardware
  • Compatible with EDA tools as it generate the corresponding VHDL/Verilog file
  • Much more powerful than VHDL, Verilog and SystemVerilog by its syntaxes and features
  • Much less verbose than VHDL, Verilog and SystemVerilog
  • Not an HLS, nor based on the event driven paradigm
  • Only generating what you asked him in a one to one way (no black-magic, no blackbox)
  • Not introducing Area/Performance overhead in your design (versus a hand written VHDL/Verilog)
  • Based on the RTL description paradigm, but can go much further
  • Allowing you to use Object Oriented Programming and Functional Programming to elaborate your hardware and verify it
  • Free and can be used in the industry without any license

Build Status

SBT (Scala build tool)

scalaVersion := "2.11.6"

libraryDependencies ++= Seq(
  "com.github.spinalhdl" % "spinalhdl-core_2.11" % "latest.release",
  "com.github.spinalhdl" % "spinalhdl-lib_2.11" % "latest.release"
)

You can force to pick a specific SpinalHDL version by replacing the ‘latest.release’. See https://github.com/SpinalHDL/SpinalTemplateSbt/blob/master/build.sbt

JAR

https://oss.sonatype.org/content/groups/public/com/github/spinalhdl/spinalhdl-core_2.11/
https://oss.sonatype.org/content/groups/public/com/github/spinalhdl/spinalhdl-lib_2.11/

Changes logs

https://github.com/SpinalHDL/SpinalHDL/tags

License

The SpinalHDL core is using the LGPL3 license while SpinalHDL lib is using the MIT one. That’s for the formalities. But there is some practices statements of those license implications :

Your freedoms are :

  • You can use SpinalHDL core and lib in your closed/commercial projects.
  • The generated RTL is yours (.vhd/.v files)
  • Your hardware description is yours (.scala files)

Your obligations (and my wish) are :

  • If you modify the SpinalHDL core (the compiler itself), please, share your improvements.

Also, SpinalHDL is provided “as is”, without warranty of any kind.