dcbf46dff2
optimizing PCB
7 years ago
34c4e9d7f3
increasing power via diameter
7 years ago
b7500cc477
increasing thickness of power traces, moving clock
...
to a bank which is always at 3.3V
7 years ago
57fdb7743e
1mm thick 5V line
7 years ago
76542e7630
moving FTDI USB on top
7 years ago
1a122bfc67
fully routed
7 years ago
dbf4b92a22
audio DAC routed
7 years ago
23b588ff16
Routing... 4 routes remaining
7 years ago
f036dae0fd
tidying up some traces, nothing important
7 years ago
f7f305ad0d
tidying up SDRAM connections. Trace lengths unequal,
...
expected about 0.1 ns time difference
7 years ago
20cbbc4ef9
continue routing PCB
7 years ago
eb3fc2ec70
connecting some GNDs and GNDing unnamed shield pads on USB connectors
7 years ago
b1718ae700
thick power lines
7 years ago
7d0fc68da0
connecting 2.5V
7 years ago
108abc3158
connecting 3.3V and 1.2V
7 years ago
ecc772b518
optimizing wakeup network
...
moving SMPS power supply networks
1.2V supply moved to the right
7 years ago
aeaf64f99c
connecting all BTNs except power BTN
7 years ago
dcbfda0556
Run DRC to update cupper fill zones
7 years ago
9d6f8bf493
improving SD card power supply and replacing with
...
suitable schematic symbol for micro SD card (was normal SD card)
7 years ago
2426a9f7e7
DRC rerun
7 years ago
5590ba802d
optimizing routing for SD and FTDI
7 years ago
c381c4c5c4
small PCB optimizations
7 years ago
1f60f95a71
compatible OLED models: SSD1306 or SSD1331
7 years ago
28c4106026
J2 GPIO: routed in the purple plane only
7 years ago
aabd353e71
J1 GPIO: grouping lines on purple plane
7 years ago
752eddee0e
J1 routed using only purple plane, (yellow plane made free)
7 years ago
1e5e0b01a6
connecting JTAG lines to FTDI serial lines RI DCD CTS DSR
...
as those pins are by default inputs and can be reconfigured as outputs
similar but not identical pinout as the one that works from ujprog
CBUS used to force-wakeup of the board from sleep state
2 LEDs to CBUS pins to display usb enumeration and activity status
7 years ago
57fa143c11
connecting 2.5V and 3.3V sources to BGA planes
7 years ago
4a0cc08307
connecting 1.2V core voltage, solving FPGA voltage plane,
...
still too thin wire leading to SMPS supply
7 years ago
5e953da6b9
connecting required pins for WiFi programming
7 years ago
5432fd6540
connecting clock and ftdi USB
7 years ago
4c13f262e8
connecting FTDI TXD/RXD
7 years ago
092e601af1
connecting LEDs
7 years ago
364957f9e0
connecting OLED
7 years ago
feb31c8f87
moving inner layer routes away from BGA
7 years ago
24c52062fa
moving routes under BGA out of inner layers
7 years ago
6e2e5f8c39
moving routing out of inner layers under BGA to allow
...
larger copper fill zone for power supply
7 years ago
3a9160cb16
scrapping current routing, placing power supply on copper zones under the BGA
7 years ago
21aa552e1a
placing copper fill zones for power supply by the book
...
similar to TN1074
7 years ago
37f7a62a25
reducing minimal drill size to 0.2 mm as
...
recommended in lattice BGA guide.
Seeedstudio meets this capabilities
OSHpark doesn't
7 years ago
8061b47da8
moving some resistor near flash chip
7 years ago
b12f1b64a6
routing spi flash lines
7 years ago
820f30f598
routing JTAG
7 years ago
3a079bd1d2
moving some resistor closer to ftdi
7 years ago
48f79d581b
reordering PCB elements to simplify or shorten routes
7 years ago
6e48d42150
fully routed GPIO
7 years ago
dcc2d375ea
routing additional pins to J2 GPIO. 2 differential pairs left to route
7 years ago
9f0d9c46a7
routing half of J2 gpio
7 years ago
e30bbeea40
routing 4 GPIO on J2
7 years ago
48dc148919
manually routing J1 differential
7 years ago
davor