Emard
|
34b1078f7d
|
gerbers update
|
7 years ago |
|
Emard
|
dd642d0578
|
PCB: wider SDRAM footprint and trac cosmetix
|
7 years ago |
|
Emard
|
07f62a2420
|
footprint: SDRAM TSOP-54 footprint made more wide
|
7 years ago |
|
Emard
|
36b79925fa
|
PCB: swap U2,U2, version 1.7.2
Footprint ESP-32 a little bit moved
|
7 years ago |
|
Emard
|
537e2229b6
|
schematics: swap U2,U9
|
7 years ago |
|
Emard
|
ebc6e501fe
|
PCB: update SDRAM new pitch
|
7 years ago |
|
Emard
|
053bf2d90c
|
footprint: sdram TSOP-54 pitch now 0.808 mm
|
7 years ago |
|
Emard
|
5f15062265
|
schematics: comments on switcher parts corrected
|
7 years ago |
|
Emard
|
17d0414fee
|
gerbers update
|
7 years ago |
|
Emard
|
775c304aee
|
PCB: swap U4,U5, move via a bit away from switcher pad
|
7 years ago |
|
Emard
|
95cb151b39
|
schematic power sheet: alternatives to AP3429/A, swap U4,U5
|
7 years ago |
|
Emard
|
5384b84706
|
schematics: switching regulator alternatives
|
7 years ago |
|
Emard
|
03b5e16751
|
Merge branch 'master' of https://github.com/emard/ulx3s
pull from other update
|
7 years ago |
|
Emard
|
df1930e887
|
PCB: swap L2 <-> L3
|
7 years ago |
|
Emard
|
6cc027aed0
|
schematics: update inductor PN, swap L2 <-> L3
|
7 years ago |
|
davor
|
b603043392
|
pic update
|
7 years ago |
|
Emard
|
787383ed4e
|
gerbers update PCB v1.7.1
|
7 years ago |
|
Emard
|
2d56b3ba29
|
PCB v1.7.1 increased SDRAM pitch 0.8 -> 0.8077 mm
|
7 years ago |
|
Emard
|
aeb14da29b
|
schematics: using SOA008 and adding datasheet url to FTDI usbserial
|
7 years ago |
|
Emard
|
ac07b63744
|
footprint sdram pin pitch increased 0.8 mm -> 0.8077 mm
Physical chips have total pin center spacing of 21 mm while
at 0.8 mm pitch it would be 20.8 mm, 0.2 mm different at the side.
|
7 years ago |
|
Emard
|
7dd439cae6
|
PCB: use SOA008 footprint for SPI flash chip
|
7 years ago |
|
Emard
|
7aa1854030
|
schematics: use SOA008 footprint for the SPI flash chip
|
7 years ago |
|
Emard
|
9fff92f938
|
footprint: SOA008 SPI flash, cypress version of SOIC-8 150mil
|
7 years ago |
|
Emard
|
d363ae009d
|
PCB: update with I2C footprint
|
7 years ago |
|
Emard
|
e7fc939612
|
footprint: I2C SM8 updated, pin1 marked rectangular others oval
|
7 years ago |
|
Emard
|
eee33da15b
|
PCB: RTC footprint updated
|
7 years ago |
|
Emard
|
53358189b8
|
footprint SOT96-1, updated with precise pads location and
pad1 rectangular, other pads oval
|
7 years ago |
|
Emard
|
36fed52378
|
PCB: Reoriented SD card slot placed
|
7 years ago |
|
Emard
|
05306dbed2
|
footprint SD card: proper rotation about exact 0,0 origin
|
7 years ago |
|
Emard
|
3ea8206f48
|
Revert "footprint: SD card slot oriented according to physical tape and reel appearance."
This reverts commit 8df4be2ab6.
Origin of rotation wasn't properly set to 0,0
|
7 years ago |
|
Emard
|
bae399b4ca
|
hdmi oriented according to tape and reel
|
7 years ago |
|
Emard
|
27d45661c9
|
PCB: SD card proper insertion orientation
|
7 years ago |
|
Emard
|
8df4be2ab6
|
footprint: SD card slot oriented according to physical tape and reel appearance.
|
7 years ago |
|
Emard
|
1364d53520
|
PCB: audio jack update
|
7 years ago |
|
Emard
|
00e0f7da15
|
footprint audio jack dimensions and orientation adjusted
according to datasheet. Center position not sure, tape and reel
information not found.
|
7 years ago |
|
Emard
|
cdf9e06d06
|
PCB: I2C SM8 package used with proper 3D orientation
|
7 years ago |
|
Emard
|
ce6120680b
|
schematics: I2C SM8 footprint assigned
|
7 years ago |
|
Emard
|
55f4a44ee5
|
I2C SM8 footprint properly oriented from TI tape and reel datasheet
|
7 years ago |
|
Emard
|
d0802747ac
|
PCB: NXP RTC footprint changed to SOT96-1 properly oriented
|
7 years ago |
|
Emard
|
380fcdf86a
|
schematic: newly created SOT96-1 used for NXP RTC
|
7 years ago |
|
Emard
|
820064c65e
|
NXP RTC SOT96-1 package, same as SOIC-8 but oriented with pin 1
in upper left quadrant, according to NXP SOT96-1 tape and reel datasheet
|
7 years ago |
|
Emard
|
7e1f3515d8
|
gerbers update (1.1V)
|
7 years ago |
|
Emard
|
ebfbe5a298
|
PCB: re-run DRC
|
7 years ago |
|
Emard
|
d3155130e7
|
symbolic links directory for submitting to pcbway
|
7 years ago |
|
Emard
|
13c7e82fef
|
centroid output files (for automatic pick-and-place insertion machine)
|
7 years ago |
|
Emard
|
9b3494741b
|
PCB: some parts were not enabled for insertion
(Normal+Insert) must be checked to appear on centroid list
|
7 years ago |
|
Emard
|
e641702054
|
schematics: start with tape and reel datasheet information
(currently done only for RTC)
|
7 years ago |
|
Emard
|
3915779e0c
|
schematics: part numbers and URLs of datasheets and manufacturers
of most chips and connectors. Small parts not done yet.
|
7 years ago |
|
Emard
|
483906c052
|
PCB: change according to schematics 1.2V->1.1V
|
7 years ago |
|
Emard
|
020d7bdfa7
|
schematics: change core voltage 1.2V->1.1V (RB1 changed 15k->18k)
FPGA Chip in ULX3S is LFE5U-45F-6BG381C and it needs 1.1V.
5G chips like LFE5U5G-45F-6BG381C would need 1.2V
|
7 years ago |
