Emard
34419b926b
|
8 years ago | |
---|---|---|
doc | 8 years ago | |
footprints | 8 years ago | |
pic | 8 years ago | |
plot | 8 years ago | |
.gitignore | 8 years ago | |
README.md | 8 years ago | |
analog.bak | 8 years ago | |
analog.sch | 8 years ago | |
blinkey.bak | 8 years ago | |
blinkey.sch | 8 years ago | |
flash.bak | 8 years ago | |
flash.sch | 8 years ago | |
fp-lib-table | 8 years ago | |
gpdi.bak | 8 years ago | |
gpdi.sch | 8 years ago | |
gpio.bak | 8 years ago | |
gpio.sch | 8 years ago | |
power.bak | 8 years ago | |
power.sch | 8 years ago | |
ram.bak | 8 years ago | |
ram.sch | 8 years ago | |
sdcard.bak | 8 years ago | |
sdcard.sch | 8 years ago | |
ulx3s-cache.lib | 8 years ago | |
ulx3s-rescue.lib | 8 years ago | |
ulx3s.bak | 8 years ago | |
ulx3s.kicad_pcb | 8 years ago | |
ulx3s.kicad_pcb-bak | 8 years ago | |
ulx3s.pro | 8 years ago | |
ulx3s.sch | 8 years ago | |
usb.bak | 8 years ago | |
usb.sch | 8 years ago | |
wifi.bak | 8 years ago | |
wifi.sch | 8 years ago |
README.md
ULX3S PCB
This is work-in-progress place for putting some wishes of a small (94x51 mm) FPGA board.
Instead of describing in written, it is better explained when drawn in kicad:
kicad ulx3s.pro
Schematics is mostly complete. PCB routing is complete, but needs improvement mainly for the power supply.
3D preview
Features
FPGA: Lattice ECP5 LFE5U-25F-6BG381C
USB: FTDI FT231XS (1Mbit JTAG and 3Mbit usbserial)
GPIO: All differential, PMOD-friendly
RAM: 32MB SDRAM MT48LC16M16
Flash: 8MB SPI flash S25FL164 for FPGA config
Storage: Micro-SD slot
LEDs: 10 (8 blink-LEDs, 2 USB leds)
Buttons: 6 (4 direction and 2 fire buttons)
Audio: 3.5 mm stereo jack
Video: GPDI connector with 3.3V-5V I2C bidirectional level shifter
Display: placeholder for 0.96-1.3" SPI OLED COLOR or B/W
WiFi+bluetooth: placeholder for ESP-32 (JTAG and serial over WiFi possible)
Power: 3 Switching voltage regulators: 1.2V, 2.5V, 3.3V
Low power sleep: RTC clock wakeup, quartz and battery
GPDI is General Purpose Differential Interface, Electrically LVDS, mostly TMDS tolerant female receptacle more-or-less compatible with digital monitors/TVs
Todo
Finish routing and especially improve Power section (thicker power lines, separately routed feedback)
2.54 mm external JTAG header
[ ] Resistors for LEDs
[ ] Move USB LEDs from bottom to top side
[ ] Improve SDRAM routing - use VIAs for closest pins
[x] Increase thickness of power lines (5V, 3.3V, 2.5V)
[x] Compile a f32c bitstream using the schematics
[ ] Compile differential GPDI output
[ ] Connect more lines from ESP-32 to FPGA
[ ] Connect FPGA USB D+/D- with 1.5k pullup in USB 1.1 (full speed) mode
[ ] Jumpers to switch 2.5V/3.3V for left IO banks
[ ] External JTAG header