|
|
|
|
/*
|
|
|
|
|
* board_config.h
|
|
|
|
|
*
|
|
|
|
|
* Created on: 25/03/2015
|
|
|
|
|
* Author: Robert Fisk
|
|
|
|
|
*
|
|
|
|
|
* This Source Code Form is subject to the terms of the Mozilla Public
|
|
|
|
|
* License, v. 2.0. If a copy of the MPL was not distributed with this
|
|
|
|
|
* file, You can obtain one at https://mozilla.org/MPL/2.0/.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef INC_BOARD_CONFIG_H_
|
|
|
|
|
#define INC_BOARD_CONFIG_H_
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define BSRR_SHIFT_HIGH 0
|
|
|
|
|
#define BSRR_SHIFT_LOW 16
|
|
|
|
|
|
|
|
|
|
#define PA_JTMS GPIO_PIN_13
|
|
|
|
|
#define PA_JTCK GPIO_PIN_14
|
|
|
|
|
#define PA_JTDI GPIO_PIN_15
|
|
|
|
|
#define PB_JTDO GPIO_PIN_3
|
|
|
|
|
#define PB_NJTRST GPIO_PIN_4
|
|
|
|
|
|
|
|
|
|
#define FAULT_LED_PIN GPIO_PIN_13
|
|
|
|
|
#define FAULT_LED_PORT GPIOC
|
|
|
|
|
#define FAULT_LED_ON (FAULT_LED_PORT->BSRR = (FAULT_LED_PIN << BSRR_SHIFT_LOW)) //Fault LED is active-low
|
|
|
|
|
#define FAULT_LED_OFF (FAULT_LED_PORT->BSRR = (FAULT_LED_PIN << BSRR_SHIFT_HIGH))
|
|
|
|
|
|
|
|
|
|
#define H405_FAULT_LED_PIN GPIO_PIN_12 //Fault LED on Olimex H405 board
|
|
|
|
|
#define H405_FAULT_LED_ON (FAULT_LED_PORT->BSRR = (H405_FAULT_LED_PIN << BSRR_SHIFT_LOW))
|
|
|
|
|
|
|
|
|
|
#define INT_ACTIVE_PIN GPIO_PIN_5 //Temporary indicator of SPI (or whatever) activity
|
|
|
|
|
#define INT_ACTIVE_PORT GPIOB
|
|
|
|
|
#define INT_ACTIVE_ON INT_ACTIVE_PORT->BSRR = (INT_ACTIVE_PIN << BSRR_SHIFT_HIGH)
|
|
|
|
|
#define INT_ACTIVE_OFF INT_ACTIVE_PORT->BSRR = (INT_ACTIVE_PIN << BSRR_SHIFT_LOW)
|
|
|
|
|
|
|
|
|
|
#define SPI1_NSS_PIN GPIO_PIN_4
|
|
|
|
|
#define SPI1_NSS_PORT GPIOA
|
|
|
|
|
#define SPI1_NSS_ASSERT SPI1_NSS_PORT->BSRR = (SPI1_NSS_PIN << BSRR_SHIFT_LOW)
|
|
|
|
|
#define SPI1_NSS_DEASSERT SPI1_NSS_PORT->BSRR = (SPI1_NSS_PIN << BSRR_SHIFT_HIGH)
|
|
|
|
|
|
|
|
|
|
#define DOWNSTREAM_TX_OK_PIN GPIO_PIN_3
|
|
|
|
|
#define DOWNSTREAM_TX_OK_PORT GPIOA
|
|
|
|
|
#define DOWNSTREAM_TX_OK_ACTIVE (!(DOWNSTREAM_TX_OK_PORT->IDR & DOWNSTREAM_TX_OK_PIN))
|
|
|
|
|
|
|
|
|
|
#define DBGMCU_IDCODE_DEV_ID_405_407_415_417 0x413
|
|
|
|
|
#define DBGMCU_IDCODE_DEV_ID_401xB_xC 0x423
|
|
|
|
|
|
|
|
|
|
#define BOARD_REV_PIN_MASK 0x07
|
|
|
|
|
#define BOARD_ID_PIN_MASK 0x08
|
|
|
|
|
#define BOARD_REV_ID_PORT GPIOC
|
|
|
|
|
|
|
|
|
|
#define BOARD_REV_1_0_BETA 0
|
|
|
|
|
#define BOARD_REV_1_0_BETA_3 1
|
|
|
|
|
|
|
|
|
|
#define BOARD_REV_1_0_BETA_FREQ 8
|
|
|
|
|
#define BOARD_REV_1_0_BETA_3_FREQ 16
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif /* INC_BOARD_CONFIG_H_ */
|
