.comment arachne-pnr 0.1+ (git sha1 40e220b, g++ 4.8.4-2ubuntu1~14.04.3 -O2)
.device 1k
.io_tile 1 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000001011010000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 2 0
000001111000000010
000000001000000000
000000000000000000
000000000000000001
000000000000000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000100000000000000
000000000000010000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 6 0
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101000001000001010000000000
000000000000000000000000001001101101000010010000000000
110000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000010000100000000
000000000000000101000000000011000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000101100000000111011010010011110010000001
000000000000000011000000000001001100000001110000000000
111000000000001000000000000011000000000011000000000000
000000000000000001000000000101000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000011100000001100110000000000
000000000000001011000000000000000000110011000000000000
000000000000000101100000000001100000000001000100000000
000000000000001001100000000011000000000011001000000000
000000000000000000000000000001000000000001000100000000
000000000000011001010000000101000000000011001000000000
110010000000000000000000000000000000000000000100000000
010001000000000000000000000011000000000010001000000000
.ramb_tile 3 1
000000000000000000000000000000000000110000
000000001000000000000000000000000000000011
000000000000000000000000000000000000010001
000000000000000000000000000000000000000000
110000000000000000000000000000000000000001
010000000000000000000000000000000000010000
001000000000000000000000000000000000010001
000000000000000000000000000000000000000100
000000000000000000000000010000000000000010
000000000000000000000011000000000000011000
000000000000000000000000000000000000000001
000000000000000000000000000000000000100000
000000000000000000000000000000000000001100
000010000000000000000000000000000000001001
000000000000000000000000000000000000001001
000000000000000000000000000000000000000100
.logic_tile 4 1
000000000000001001100110000011000000000000100000000000
000000000000000001000010010011001101000000000000100000
111000000000001111110000001001011101000100000000000000
000000000100001111100000000111101010001100000000000000
010000000000000101000011100001000001000000000001000000
110000000000000101100100000101001010000000010000100000
000000000000001001100110101001000000000001000000000010
000000000000001101000100001111000000000000000000000000
000000000000001111000111110001101010000110100000000000
000000000000000011100011010111001111001111110000000000
000000000000011000010000000101100000000010000000000000
000000001110100001000000000111101001000000000000000000
000000000000001101100111101000000000000000000100000001
000000000000000101000100000001000000000010000000000010
010000000000001000000000010000000000000000000100000100
100000000000000101000010101011000000000010000000000100
.logic_tile 5 1
000010101010001011100110001101000000000001000000000000
000001000000000011100011000101100000000000000000000000
111000000000000111000110001101000001000000010000000010
000001000000000101100010101101001110000000000000100000
010000000110000001000000000000000000000000000000000000
010100000000000000100010110000000000000000000000000000
000000000000000001100000001001100000000001010000000000
000000000110100000000010011001001000000010010000100000
000000001100010000000000001001100000000001010100000000
000000000000100000000000000011001000000010010000000000
000001000000001001100000011001100000000001010100000000
000000100000000001000010000011101000000010010000000000
000001100010000000000000011111000000000001010100000000
000011000000000000000010011011101000000010010000000000
000000000001000000000000000000000000000000000100000000
000000001110001001000000001001000000000010000000000000
.logic_tile 6 1
000000000000001011000110101111111001110011000000000000
000000000000000001100100001101011111000000000000000000
111000000101011001000011000011111110110011000000000000
000000000000100111000010010001101001000000000000000000
010000000000000001100010011111111011110011000000000000
110000000000000000000010000101111001000000000000000000
000000000000010011000011010001001011100000000000000000
000000000000101101100110001101001010000000000000000100
110000001110000000000000000001100000000001000000000000
110000000000000000000000000111000000000000000000000000
000000000000000000000111101000000000000000000100000100
000001000000000000000110001011000000000010000001000000
000000000000000001000000001000000000000000000100000011
000000000000000000100000001001000000000010000000000000
010000000000001101100110011000000000000000000100000100
010000000000000101000010101001000000000010000000000000
.logic_tile 7 1
000000000000000001000000010001000000000000000000000000
000100000000000001000011111001001000000000010000000010
111000101100000000000000001000000000000010000000000000
000000000000000111000011011011000000000000000000000000
010010100000001000000111001101000000000001000001000000
110000000000000001000011010011000000000000000000000001
000000100000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001101000000000011000000000010000000100000
001000000000001000000011101000000000000000000100000100
000000000001000101000100000111000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000100000
010000000000000000000000000000000000000000000100000100
010000001000000001000000001101000000000010000000100000
.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000100001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000111101111011100010000000001000000
110000000000000000000010101111001110000000000000000000
000001000000000000000000001001000000000001000000000001
000010100000000000000000000001100000000000000000000000
110000000000000000000000011101000001000001010100000000
110000000000000000000010010001101100000010010000000000
000000000000101001100000001011000001000001010100000000
000000000000011111000000000011101110000010010000000000
000000000000001011100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
.logic_tile 9 1
000000000000001000000000000101000000000001010110000000
000000000000000001000011010001101010000010010001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000101000010100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000001101100000000000001001000000000000000000
110000000000000000000000000000000000000000001000000000
110000000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100000010000010
000000000000000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001001100000000000000000100000
000000000000000000000000000011000000000001000001000000
.logic_tile 12 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000010100001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000110000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000011000000010000001001001100111000000010
100000000000000000000010000000001010110011000000000000
000000000000001001100000000000001000001100110010000010
000000000000000001000010010000001001110011000000000000
000000000000000000000000011101000000000001010000000000
000000000000000000000011000101101101000010010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000011000000000000000000101000000
000000000000000000000010001101000000000010000000000001
.logic_tile 2 2
000000000000000101000111100001100000000000001000000000
000000000000000000000011000000100000000000000000001000
111000000000000011100011000101100000000000001000000000
000000001000000111100000000000101101000000000000000000
110000000000000101000000000001001000000011110000000000
100000000000000000000000000000100000111100000010000000
000000000001011001000011100011000000000001000100000000
000000000000000101100100000001000000000011001000000000
000000000000000000000011100001100000000001000100000000
000000000000001011000100000101000000000011001000000000
000010100001010000000000000001100000000001000100000000
000001001000100000000000000001000000000011001000000000
000010100000000000000000000101100000000001000100000000
000000000000000000000000000101000000000011001000000000
010000000000000000000000000001000000000001000100000000
110000000000000000000000000001100000000011001000000000
.ramt_tile 3 2
000000000000000000000110101000000000000000
000000010000000000000000000111000000000000
111010100001000000000000001000000000000000
000000010000100000000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000010000000001101100110110000000000000000
000000000100000101000010101001000000000000
000001000000000000000000001000000000000000
000000100000000000000000001101000000000000
000000000000001000000110011000000000000000
000000000000000111000110011101000000000000
000000000000000000000000001000000000000000
000010000000000000000000001011000000000000
110000000000000001100000001000000000000000
010000000000000000100000001011000000000000
.logic_tile 4 2
000000000000001011100010011011000000000001010000000000
000000000000000001100111000011001111000010010000000000
111010001100001111000011100101000000000001000000000001
000000001010000001000111111011100000000000000000000000
010000000000001000000111111111011111001001000000000000
010000000000001001000110000001111010001010000000000000
000000000000000011100000000001100001000001100001000000
000010000010000000000000001001101001000000110000000000
000000000000000011100010011101000000000001000110000000
000000000000000000100010100111100000000011001000000000
000000000010001000000110001011000000000010110110000010
000000000000000011000010000001101010000000111000000000
000000000000000000000010000001000001000001100100000000
000000000000000000000110110001001101000010101000000100
010000000000000011000011001111100001000001010100000100
000000000000000000100010011011101111000010011000000000
.logic_tile 5 2
000000000000000001100110001001100000000011000000000000
000000000000000000000010011001000000000000000000000000
111000000000000001100110010111000000000001000000000000
000000000000000000000010001001000000000011000000000000
111000000000001000000110000111000000000000000000000000
010000000000000001000000001111101001000000010000000000
001010100000001001100000011101100001000010000000000000
000000000000000001000010001101001001000000000000000000
000000000000000000000000000101100000001111000000000000
000000000000000000000010010000100000110000110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000101000000
000000000000000111100010000101100000000001000100100000
000000000000000000100010001101000000000011000100000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000101000000
.logic_tile 6 2
000000000100001000000110101011001101000010000000000000
000000000000010001000010001101101001000000000000000000
111000000000001001100011101011000000000011000000000000
000000000000000101000111011001001001000011110000000100
010000000000001101100000000001100000000000000000000000
010000000000000101000000000101000000000001000000000010
000000000000000001100010111001000000000001000000000000
000000000000000000100010001101000000000000000000000001
000000000000000001000010001011111101110011000000000000
000010000000000111100100001011101111000000000000000000
000000000000001001000110010001101101000100100000000000
000000000000001111100011010101001001000000000000000000
000000000000000001000000000011101111000010000000000000
000000000000000001100000000111001010000000000000000000
110000000000000000000010011000000000000000000100100000
010000000000000000000111011111000000000010000000000010
.logic_tile 7 2
000000000000001011100110010101000000000000100000000000
000000000000000001100010000101101101000000000000000010
111000000001000001000000001101100000000000000000000000
000000000000000001000000000101000000000001000000000000
110000000000000011100111101001100000000000110000000000
110000000001010000100110111111001011000001110000000000
110010000000001111100111110101100000000010010000000000
110000000000000111000010000011101000000001010000000000
110000000000000001100110011001011111110000000000000100
110000000000000000000110100001111110100000000000000000
000000000000000111010000001001011111010000000000000100
000000000000000011010000000011001011110000000000000100
000010000000100000000011110011001110100100000000000000
000001000001010000000010101001111010101000000000000000
010010100000000101100111010111111100000011010100000000
100000000000000000000110100001101100000011110000000100
.logic_tile 8 2
000010100000001011100000010001100000000000000000000000
000001000000001111000011100001001111000000010000000010
000000000000000001000011100101011010111100000000000000
000000000000000111000000000101111011011100000000000010
000000000000001001000110010001100000000000000000000000
000000000000001111000010001001000000000001000000000000
000000000000000000000110000111000000000000000000000000
000000000000000000000000001011000000000001000000000000
110000000000000000000010101111000000000000100010000000
110000000100001011000110000001101011000000000000000000
000000000001010000000000001101001101000010000000000000
000000000000000000000000000111011001000000000000000000
000000100010000011000010101001000000000010000000000000
000001000000001011000110110001001100000011000000000000
000010000000000000000000000011000000000010000000000100
000000000000001011000000000111100000000000000000000000
.logic_tile 9 2
000001000000100111000110000101100001000001010001000000
000000000001010000000011110111101101000010010000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000111000010010101000000000010000000000000
010000000000000000000111110101100000000000000000000100
000000000000000000000011110001100000000000000010000101
000000000000000000000010001011101000000000010000000000
000000000000000011000011111011000001000011000000000000
000000000000000000100010001111001011000011010000100000
000000100000000000000000000011011100000000110000100000
000001000000000000000011101011111001101000110000000000
000000000000000011000000000001001101100000000000000100
000000000000000000000000001101011001000000000000000010
000000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000101000010011001000000000000000000000000
000000000000000000100010001101000000000001000000100000
111000000000000001000000001000000000000010000000000000
000000000000000000100000000001000000000000000000000000
000000000000001111000000000101101010010011000000000000
000000000000000001000000000101101111110011010000000000
000000000000000000000110000000000000000010000000000000
000100000000100011000011011001000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000010000100100000
000001001110000000000110101111000000000000000001000000
000000000000000000000010001000000000000010000100000000
000000000000000000000010011011000000000000000000100000
000000000000000000000000001001000001000001110100000000
000000000000000000000000000101101101000001100000000000
.logic_tile 12 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000100
000000000000000000000000000101000000000010001110000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000000000000000000000001000
111000000000000111000000000101000000000000001000000000
000010100000000000100000000000100000000000000000000000
011000000000000000000011100011001000000011110000000100
010000000000000000000100000000000000111100000000000001
000000000000001000010000000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000100000100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000001000000
.logic_tile 2 3
000000100000000001100110001111100000000010100000000000
000000000000000011000000000111101010000001100001000000
111000000000001101100011101111000001000000100000000001
000000000000001101100100000001001001000000000000000000
110000000000001111100011001001000000000001000000000000
010000000000000001100000001101000000000000000010000000
000000000110000001110110010111001011000101110000000000
000000000000000000000011110101111000001001110000000000
001100000000000000000000000001100000000000000000100000
000000000000001111000011100111101100000000010000000000
000000000000001000010110001011101010001001000000000000
000100000000000101000000001011001000001010000000000000
000000000010000101100011100001000001000000100000000010
000001000001000000100000000001101000000000110000000000
010010100000000111000000011101100000000001000100000001
000001000000000000000010101101000000000011001000000000
.ramb_tile 3 3
000001001001100111000000000011000001000001
000010100000100000000000000011101101000000
111000001010000101100111111000000000000000
000001000000000000100111011001000000000000
011000000000100000000111100101100000000000
110000000000010000000100001011000000000000
000010100000001000000000001000000000000000
000001000000001001000000001111000000000000
000000000000001000000010010011100000000000
000000000000000111000111100111100000000000
000000000000000000000111001000000000000000
000000000000001001000011100001000000000000
000000001110000011000000001111000000000000
001000000000000001000000001001000000000000
110010000000000000000000000000000000000000
010001000000000000000010010001000000000000
.logic_tile 4 3
000010001100001111100110001001101101000100000001000000
000001000000000011100000001111101100001100000000000000
111000000000000001000010001001101111000110100000000000
000000000000000000100110100101101011001111110000000000
110000000000100001000111011011101010101100010001000000
010000000001010000110111011101111000101100100000000000
000000000000000111000010101101000000000000000000000001
000000000000001011000110010001100000000001000000000101
001000000000010001100000010011100000000000000000100000
000010100000100000000011110101000000000001000000000000
000010000000000011100111000000000000000000000100100000
000000001110001111100100000001000000000010000000000000
000000000000000011100000001000000000000000000101000000
000000001100000000100000000101000000000010000000000000
010010000000000000000011000000000000000000000100000000
100001000000000000000000001001000000000010000000000100
.logic_tile 5 3
000000000000000111100010000111111000110011000000000001
000000000000001001100010011011111100000000000000000000
111001000000110000000110011101101110000010000010000000
000011100000110000000010001111101011000000000000000000
010010100000001000000111101101100000000000000001000001
110001000000001111000010000111100000000001000000000001
000001001100110000000110100101111100110011000001000000
000011000000110000000010010101111001000000000000000000
001000000000000001000010001011001010000110100000000010
000000000110001111100111111111011000001111110000000000
000010101011000000000010011001011000000110100000000000
000000000000100000000011111011111101001111110000000100
000010000000000111000010000000000000000000000100000000
000001000110000000100000001111000000000010000000000000
010000000000000011100011110000000000000000000110000001
100000000000010000000110000001000000000010000000000000
.logic_tile 6 3
001000000001000011000110000101100000000001000000000000
000000001110100000100011011111100000000000000000000100
111000001000000000000110000101111000011100000000000100
000000000001000001000011010001001011111100000000000001
010000000000000111000010010101011001110011000000000000
010000000000000011000110001101011111000000000000000000
110001000000000001100110001011000000000000000000000000
110010000000001011000011011111000000000011000000000000
000000000000001011100111101101001101000010000000000000
000001001100001111100110001001011011000000000000000010
000000000000000000000000000011001011000100000000000000
000010100010000000000010001001101011100000000000000000
000000000100000000000111001011011000000110100000000010
000000000000000000000100001011011111001111110000000000
010001000000000000000111111000000000000000000100000000
100010000000100000000111000101000000000010000000000000
.logic_tile 7 3
000000000000001000000010100000000001011010010000000000
000000000000000001000100000000001010100101100000000000
111110000001011000000000001011100000000000000000000110
000001000000001011000000001011000000000001000000000000
010000000000000011100010000111000000000001000010000000
110000000000000000100100000101100000000000000000000000
001000000011001001100000000001100000000001000000000000
000000000000000001000000001001000000000000000000000000
000010100000000000000110111111011011000100100110000010
000001001110000111000010101011001010000000000000100001
000010100010000000000111000001000001000000110111000010
000001000100001011000111010111001111000001110000000000
000000000000000000010000011111000000000000100100000011
000000000000000111000011111011001101000000000010000000
010000000001000000000000001011000000000000100110000010
100001000100100000000011011111001101000000000000000000
.logic_tile 8 3
000011100000000001000011000001100000000000001000000000
000001000010001101100000000000000000000000000000001000
000000000000000101100010110000000000000000001000000000
000000000000000000000010000000001100000000000000000000
000000000000000011100000000000001001001100111000000000
000000000000000101100000000000001110110011000000000000
000000001100001000000010100000001000001100110000000000
000000000000100001000000000000001101110011000000000000
000000000000001111000111100101000000000010000000000000
000000000000001001000100000001000000000000000000000000
000000000000000000000000000001100001000000000010000000
000000000000000000000000001001101010000000010000000100
000010100000001011100000000111011000001100000000000000
000000000010001001000000000101011110000100000000000000
000000000000000011100000000011011011010000000000100000
000000000010000000000000000001011010000000000001000000
.logic_tile 9 3
000000000100000101000011001101000000000000110001000001
000000000000000000100010101011101111000000100000000100
111100000000000000000110110011000000000000000011100000
000000000000000000000111110001100000000001000000000000
000000000000000000000000000111100000000001000000000000
000000000010001101000010101001100000000000000000000100
000000000000001111100000000011000000000001000001000100
000000001110000111000000000001100000000000000000000000
000000000000000000000111010101011000000011110010000100
000000000000000000000110000000010000111100000000000000
001000000000000111000000011000000000000010000001000000
000000000000000000100011000011000000000000000000000000
000000000000000000000111000000001000000011110001000000
000000001000000000000100000000010000111100000000000000
010000000000000000000000011001111010010100000100000010
100000000110000000000011000101101101100100000100000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000001111100111110101000001000000100000000000
000000000000001111100110001001001100000000000000100000
000000000000000000000111100101000001000011010000000000
000000000000000011000011001111001101000011110001100100
000000000000000011100000000001101100000011110000100000
000000000000000011000011010000110000111100000000000000
000000000000100001100000000111100001000000010000000100
000000000000000000000010101111101011000000000000000000
000000000000000111000110100011100000000000000000100000
000000000000000111100000000011001000000000010001000000
000000000000001011100110110011111110111000000000000000
000000000000000101000011000001101011111100000000000000
000000000000000000000000001001000001000000110000000000
000000000000000000000011100001101010000000010000000010
000000000000000111110110100001100000000001000000000000
000000000000000000000000000011100000000000000001000000
.logic_tile 12 3
000000000000000111000000000011000000000000001000000000
000000000000000000000011100000000000000000000000001000
111000001100000000000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
010000000000000011000010110101101000111100001001000000
110000000000000000000111010000101001111100000000000000
000000000000000000000110000101001000111100001000000000
000000000000000000000011100000001000111100000000000000
000010100000000101000000000000001000111100000000100000
000001000000010000100010110000000000111100000000000000
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001101000000000011000000000000
000000000000000000000000001101100000000000000000000000
010000000000000000000000000000000000000000000100000010
100000000000000000000000001101000000000010001101000000
.io_tile 13 3
000010000000000000
000110110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.logic_tile 2 4
010100000000000111000010101011000000000000000000000001
000100000000001111100100000001100000000001000001000000
111000000000000000000000000101000001000010100001000000
000000000000001001000011000111001100000001100000000000
110000000000001111100000001000000000000000000100000011
111000000100010001100000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000100000000111101000000000000000000100000011
000010000000000000000000001011000000000010000000000000
000010100000000001000000000000000000000000000110100000
000001000000000000100010010101000000000010000000000000
000001001100001000000010000000000000000000000100000000
001000000000001101000000000001000000000010000010000000
010000000000000000010000000000000000000000000100000000
101000000000000000000000001001000000000010000011000000
.ramt_tile 3 4
000001000000000000000111100011100000000000
000010011100000111000100001111101000000001
111000001011010111100000001000000000000000
000000010000100000100000000001000000000000
000000100000000000000000001011100000010000
000001000110100000000000000111000000000000
000000000000000001000000000000000000000000
000000001100000001100000001011000000000000
000001001010001111100010001101100000000000
000010000000000111000100001011000000000001
000000000000000101100110110000000000000000
000000000000000000000010110011000000000000
000000000000000000000011100111100000000000
000000000001010000000000000011100000010000
010001000000000111000000010000000000000000
110000000000000000000010101001000000000000
.logic_tile 4 4
011001000000100011100110001101000001000000100000000100
000000100001001001000010010111001000000000110000000001
111000000000001111000111111101101110001001000000000000
010000000010001111100111000011111011001010000000000000
010001001110000101000010000111011001110011000000000000
011000000000000011100111101011111001000000000000000010
000000101000000111000011000011100001000000010000000000
000001000010000000000011000011001101000000110000000000
001000000110010111100011100011011110000110100000000010
000000000000100000000011100001111010001111110000000000
001000000000000001100110001111000000000001000100000000
000000000010000111000000000001000000000011001000000100
000000000000100001100010011101100000000010010101000010
001000000001000000000011100101101011000010101000000000
011000000000000111100010010111011110111101110100000000
000000000000010000000011100001111001111100111000000000
.logic_tile 5 4
010001000000000111000011010011111111100000000001000000
000000100000000000000010000101011010000000000000000001
111000000000000011000111101111011000110011000000000000
000000000000001111000010111001111011000000000000000000
010000000110100001100011011111011010000010000000000000
111000000000000000000111111111111100000000000000000000
000000000000000011100110001111001111000010000000000000
000000000110001111010010110101011101000000000000000000
000001000001011011000110000011000000000001000000000001
000010100000111111100000001001100000000000000000000000
000000000110000001100011100001101100110011000000000000
000000001000000001000110000001001110000000000000000000
000001001100000011000111111011011101110011000000000000
001000000000001111100011100011011101000000000000000000
010010100000000011000111111101111110001100000100000000
000001000000000000000110000001101001101101011000000001
.logic_tile 6 4
000000000001001111000010001111001010000110100000000000
000000000000100001000010010111101010001111110000000000
111001000010000111100111011101011101000110100000000010
000010101000000000100110000001101101001111110000000000
110000001000000111000011101101101100000010000000000000
011000000000000001000100001111101111000000000000000010
000010100110000011100111111001101110110011000000000000
000000000000000000100110001001111101000000000000000000
000010100000000111000011110111100000000000100000000010
000001000000000000100111101001001000000000110000000000
000000000000000000000110100011111010000110100000000000
000000000000001101000100001001001000001111110000000000
000111000000000000000111101000000000000000000100000100
001111100000000000000010011101000000000010000000000000
010000000000010101000110001000000000000000000100000000
101000000000001101100011001111000000000010000010000000
.logic_tile 7 4
000010101000000111100110100101101011000010000000000000
000001000100001011100010111001011000000000000000000000
111000001010001001100000011101011110110011000000000000
000000000110001111000010001011111100000000000000000000
110010100000000001100010010001101000100000000000000000
011000001100000000000010000101011000000000000000000000
000000000000000000000011101011011110000010000000000000
000000000000000011000010010111011000000000000000000000
000000000000100111100000010111111111110011000000100000
000000000000011111100010101111011011000000000000000000
000000000000000111000111101111011001110011000000000000
000100000100000111000000000011011011000000000000000000
000000000000001111100011001000000000000000000100000000
001000000000000011000100000011000000000010000010000010
010000100000001000000110000000000000000000000100000000
101001000000001011000011110111000000000010000010000000
.logic_tile 8 4
000000000000000111000000001101100000000000000000000010
000000000000000000000011001011001100000000010000000000
111100001110001001000000001101000000000001000001000000
000001001110100001000010010111100000000000000000000000
010010100000001000000011011101000001000000100000000000
010000000000000001000010100111001001000000000010100000
000000000000001101100000000101100000000001000000000001
000000001000010001100000001011000000000000000000000000
110000000000001000000010001001100000000000000000000000
110000000000001111000110111111000000000001000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000010001101001101000000010000000000
000000000000000000000000000111000001000000000000000000
001000000000000001000000001011001000000000010000100000
000100001100001001100111000000000000000000000100000010
001100001110000101000000000001000000000010000000000010
.logic_tile 9 4
000000000000001001100010000001000000000001000010000001
000000000000000111000010100011100000000000000000000010
111000000000001111100000000101100000000001000000000000
000000000000000111000000000111100000000000000000000010
001000000000001001000000011001011010011000000000000001
001000000000000111000011100011001001001000000000000000
000000000000001111100010101011011111100000000010000000
000000000000001111010111000101101100000000000000000100
000000000000000000000000011111011010000000000000000000
000000000000001111000010110111101110100000000000000100
000000000000001111000000000111101011101101010100000001
000000000000001011100000000101001000001100000000000000
000000000000000111000000010111101011101101010101000000
001000000000001111100010110001011010001100000000000000
000000000000001011100000001001011001001100000100000000
000000001100001101000000001101001000101101010010000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000101000011101001011100001000000000000000
000000000000000011000000000001111010001100000001000000
111000000000000001000000000001000000000001000000000000
000010000000001001110000000001000000000000000001000010
010000000000000111100110001011000000000001000000000000
110000000000000011100000001101000000000000000001000010
000010100000100011100111001011100000000001000000000000
000000000000000000100000001111000000000000000000000000
000000000000010001000000001001100000000001000000100000
000000000000100000000000000111000000000000000000000000
000100000000001000000010010011100000000000000000100100
000000000000000001000011100101101000000000110000000100
000000000000000000000000001011100000000000000000000000
001000000000000000000000000101100000000001000001100000
000000000000000001100000011000000000000000000101000010
001000000000000001000011110111000000000010000000000000
.logic_tile 12 4
000000000000100000000000001001100000000011000000000000
000000000001010000000011110101100000000000000000000000
111101000000000000000110000101100000001111000000000000
000000000000000000000010100000000000110000110000000000
010000000000001111000000001001101101111110000000000000
011010000110000001000010110101101101111100000000000000
000000000000000001100000000001101010000010000000000000
000000000010000000010010101111101010000000000000000000
000000000000000001100000001001111011111011110000000000
000000000110000000000000000101111101111111110000100000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001111000000000010000100000000
000010100001010000000000011001101011111110000100000000
001001000000100000000010000101111101111100000100000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000100000000
.io_tile 13 4
000000000000000010
000111110000000000
000000111000000000
000000000000000001
000000000000000001
000000000011000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000000101000000000001100000000000001000000000
000000000000001101100000000000001110000000000000000000
000100000000000000000000000001101001111100001000000000
001100000000000000000000000000001100111100000000000000
000000000000000101000010100101101000000011110000000000
000000000000000000100110110000100000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000101101000000011110000000000
000000000000000000000000000000010000111100000000000000
.logic_tile 2 5
000000000000000000000000001001100001000010000001000000
000000000000000000000010000111101000000011000000000000
111000000000001011100011101011011011010111110001000000
000000000000001111100000001101001000011011110000000000
110001000000000011100000000101001110110011000001000000
011010100000000000100011011001101010000000000000000000
000000000000000011000000001101000000000000000000100001
000000000000000000100010110011000000000001000000000000
000000000000000011100011110011000000001111000010100000
000000000000000001100011100000000000110000110000000000
001000000000000001000010000000000000000000000100100000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000001100000001000000000000000000110000000
100000000100000000000000001011000000000010000001000000
.ramb_tile 3 5
000000000000100000000000000000000000000000
000000010000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000010000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
000001000000001000000010101111101110000110100000000000
001010100000000001000111110101011010001111110000000000
111000000000000101000110100101100000000001000001000000
000000000100000011100100001001100000000000000001000000
010000000000000001100010100001100001000000100000000000
011000000000000000000110000011001110000000110000000000
000000000001000101000110111111101110000010000000000000
000000000000000000100111010011111101000000000010000000
000000000000000001000111000011001011100000000000000000
001000000000001001100011100001011000000000000000000100
000100000000001111100011101011001011010111110000000000
000000001100001011100000001011111001011011110000000000
000001000000000000000111101000000000000000000101000000
001010000000000000010010010011000000000010000000000000
010000001010000001100110001000000000000000000100000000
100000000000001001000000001101000000000010000010000000
.logic_tile 5 5
000001000000000011100110011101101000010000000000000010
000010000110000000100010101011011001110000000000000000
111010000000001111100111001101101010000100000000000000
000000000000001011000100000001011000001100000000000100
110000000000100011100010110101100000000001000000000000
011000000001000011100110000111100000000000000000000000
000000000000011001100011011101101010000010000000000000
000000000000000001000110100011001011000011000000000000
000011100000001000000111011111001010010000000000000000
000000000000000011000011101101101111001000000000000010
000000000001000011100000000011011010010000000000000001
000000000000100000000010010101011101001000000000000010
000010000000000101000111011000000000000000000100000000
001001000000000000100011000001000000000010000000000000
010001000000000000000000001000000000000000000101000010
100010100000000000000000001001000000000010000000000000
.logic_tile 6 5
000010000000001111000111101101100000000001000000000000
000001001010000001000111010001000000000000000000000000
111010100000001111100011111101011001000100000000000010
000001000000000101000010001011011000001100000000000000
110010000000001111000000000001000001000000100000000000
011001001110001011000000000111101010000000110010000000
000010000000000101000111000111101101010000000000000000
000000001100000001000011000001101100110000000000000001
000000000000000011000111001011011001000110100000000100
000000000000000011000011111101111101001111110000000000
000000000001000001100111110111111101000110100000000000
000000000000000001000011111001001011001111110000000000
000000000000000011100000000101001100010000000000000000
001000000000000101100000000001001001000000000000000000
010010000000100111000110100000000000000000000100000000
100001000111000000100000000111000000000010000001000000
.logic_tile 7 5
000000000000100001100111011001101011000010000000000000
000000001010010101000111010011111101000000000000000000
111000000000000001000011101101011101110011000000000000
000000001010000000100110010001011110000000000000000000
110000000000000011100000001001011011100000000000000000
011000000000000000100011110101011011000000000000000000
000000000000010001100011010001011000011100000000100000
000000000000100000000110000111011001111100000000000000
000000000000001011100111110011000000000001000000000001
000000000000000001100111110011100000000000000000100000
000000100000001000000010011111111100110011000000000000
000000000000001111000111111011101111000000000000000000
000010100000000000000000010001101011110011000000000000
001001000000000101000011011001111110000000000000000000
010000000010000011100010100000000000000000000100000000
100000000000000001000100000011000000000010000001000000
.logic_tile 8 5
000000000000000001000111010001011101000000000000000000
000000000000000001100110000111001100100000000000000000
111000000000100011100111110001000000000010000000000100
000000000000000001100111101011000000000000000000000000
001010000000001000000000000011000000000000000000000000
001000000110000001000000000011000000000001000000000000
110000000000000001100010001011000000000001000010000100
110000000000010000000000001011100000000000000000000001
000000000000001001100010111001100001000011000000000000
000000000000001111000111101101101001000010000010000100
000000000011011111100111100101111111111100000001000000
000000001110100001100100001111111001011100000000000010
000000000000000011010000010001101001011100000000000110
001000000000000000100011101001011000001100000000100000
000000000000000000000110000101100000000001000110000010
001000001110000000000000000101000000000011000000100000
.logic_tile 9 5
000000000000001011100011111011001011110011110001000000
000000000000001111100111100001011011010011110000000000
111000000000011001100111111011101010111100000000000000
000000000000001011000111101011111000011100000000000000
000000000000011011100110010001100000000010010010000000
000010000000101011000011101001101010000001010000000000
000000000000001111100111000011111000110011110000000000
000000000000000001100011011111111001010011110000000000
000000000000000111000000011001001011100000000000000000
000000000000000001100011101001001010110000000000000000
000000000000100000000010000101001101000110100000000000
000000000000110000000111111001011011001110100000000000
000001000000000001100000010101100000000011000100000000
001000100000000000000010110001001110000011010011000001
000000001100000000000000000101101101111111000100100000
000000001010000000010000000101001000111110000001000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000010000000001001100011110101000001000000000001000000
000001000000001111000011011011101100000000010000000000
111000000100000000000010000001000001000000000000000000
000000000000000011000110101111101101000000010001000000
000000000001000011000110010001001110010111000000000000
001000000000101001000011010001001100111111000000000010
000001000000100101000110000001111001111100000000000000
000000000010000000000000000101101001011100000000000000
000010100000001111100000011111001101110000000000000001
000001000000001011000010111101101111100000000001000000
000000000000001111100110001101100000000000000000000000
000010000000000111100000001111001001000000010000000010
000000000000001111100000010001111100101000000000000011
001000000000001101000010110111101010011000000000000000
000000000100001000000111101101001011000011110110000000
000000000000001111000010000111011100100011110000000000
.logic_tile 12 5
000000000001010000000000000001100000000000001000000000
000000000000100000000000000000000000000000000000001000
111000000000000101000000000101100001000000001000000000
000000000000010000000000000000101100000000000000000000
010000000000000011100111000101101000000011110000100000
111000000000000000100100000000100000111100000000000000
000000001110000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000000000000000000000000100100000
000000000000100000000000000101000000000010000001000000
000000000000010111000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000001000000000000000010101101100000000000000000000010
000000000000000000000010000001101101000000110000000000
111000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000011101001100000000010000000000000
110000000000000000000000000101101001000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000011011101100001000000110100000000
000000000000000000000010000001101101000000000000000000
000000000000000000000000001111000000000011000100000000
000000100000000000000011011001100000000010000000000000
000000000000000000000011001011000000000011000110000000
000000000000000000010000000101100000000010000000000000
010000000000000000000000000111000000000011000100000000
100000000000000000000000001001100000000010000000000000
.logic_tile 2 6
000001000000001111000010100011000000000000001000000000
000000100000000011100010000000000000000000000000001000
111000000000000011100000000000000001000000001000000000
000000000000001001100000000000001111000000000000000000
110000000000000000000000000000001001001100110000000000
010000000000000000000000000000001010110011000000000100
000000000000000101100000001001001101011010010001000001
000000000000000101100000000101001000000000000010000000
000000000000000111000000001001000001000001010000000010
000000000000001111100011111111001000000010010000000000
000000100001010000000000001000000000000000000100100000
000000001110100000000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000001001000000000010000010000000
010100000000000000000011100000000000000000000110000000
100100000000000001000011101001000000000010000000100000
.ramt_tile 3 6
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 4 6
000001000000001111100110000001000000000000000001000000
000000100000000011100011010011100000000001000000100000
111000000000000111100011000111001101000100000001000000
000010100101011111000100000111101010100000000001000000
110000000001000001100000001111011010110011000000000000
010000000000100000000000000011111000000000000000000000
000000001000000000000000001001100000000000110000000010
000000001010001111000011010011001110000000000000000000
000000000000000000000000000001100000001111000000000000
000000000000001111000011100000000000110000110001000000
000000100000001001000110000011011001000100100000000001
000001001010000011000000000111001100000000000000000011
000000000001010000000010010001111100000110100000000000
000000000000000111000011011001111010001111110000000000
011000100001000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000010100000
.logic_tile 5 6
001000000000001101000110101001101100110011000000000000
000000100010000001110010001111011110000000000000000000
111100000000001011100111000011111101010100110000000010
000000000000000001000010101001101111011100110000000000
010000000000111101100111111001001010011111110001000000
110000000001010101000110100001011000111111110000000000
000010000000000011100110001101011010000110100000000000
000001000000000000000010001011001010001111110000000000
000101000000001101100010000011011001110011000000000000
000100001110000111100011110011011110000000000000000000
000000000000000111000110011001011010000010000000000000
000000100000000001100110001001111111000000000000000001
000000000000100111100000011011011010101001010000000000
000000000000000000000011101001111101100101010000000000
010000000000000011100010011000000000000000000100000000
100000001010000000100111010011000000000010000001000000
.logic_tile 6 6
000000000000001000000111101011100000000001000000000000
000000000000001111000111100001100000000000000000000000
111000000110000011100110001001111011000110100000000000
000000000000000011100011001001111010001111110001000000
010010100000001111000111000101001001110000000000000000
010000001110001111000010010011111100110001010010000000
000000000000000011100010001101001110000110100000000100
000000001100000011100011011101101010001111110000000000
000011100000001011100000011111011000010111110000000000
000011100000000001000011101111101010011011110000000000
000000000000001011100111101001001101010000000000000000
000001000000000001000111001111011110110000000000000000
000000000000010111100000011011101001110001010000000000
000000001100100000000011111011011010110000000000100000
010000000001001000000111100000000000000000000100000100
100000000000001101000110010011000000000010000000000000
.logic_tile 7 6
000000000000000111000111110001100000000000000000100001
000000001110000111000111001001100000000001000001000000
111000000000010001100111000111100000000010000000000100
000000000000001001000100000001101010000000000000000000
110000000001010001100000001001100000000000000000000100
010000000000001001000010011011001010000000010010000010
000000000000001000000011100101100001000000100000000000
000000000000010001000000001101101010000000000000000010
000000000010000000000000001011100000000000010000000000
000000000010000000000010010011001000000000000000000000
000000000000001111100000010101111001000010000000000000
000000001110001011000011111101101110000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001100000
010000000000001011000010000000000000000000000100000101
100000000110001011000000001001000000000010000000000000
.logic_tile 8 6
000000000000000000000011010001000001000000000000100000
000000000000000000000111111101101010000000010000000000
111000000000001000000111010000000000011010010000000110
000000000000000111000010000000001010100101100001000000
110000000000001111100110111011000000000001000000000010
110000000000001011100010100001000000000000000000100000
000000000100001001100000001001100001000011010000000000
000000000000000111000000001001101010000011000001100000
000010100000100001000000001101100000000000000000000010
000001000000010000100000001001000000000001000000000000
000000100000000000000000000001000000000000000000000000
000011000000000000000000001101100000000001000000000010
000001000000000000000011000011000001000000000000000000
000000000000000000000000000101001110000000010000000000
010000000001000111110000001000000000000000000101000000
100000000000110000000011111111000000000010000000000000
.logic_tile 9 6
000000000000000111000000000111000000001111000011000100
000000000000001011000000000000100000110000110000100000
111000000000000000000000000001000000000001000000000000
000000000000000000000000000001000000000000000011000000
011101000000000001100111111101000000000001000001000000
110010000000000000000111100111100000000000000000000001
000000100000000000000010001000000000000010000000000000
000001000010001001000000000101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000010000000000000101000000000000000000000000
000010100000000000000000001000000000000010000000000000
000001000000000000000000001111000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000011011101000000000010000000000001
000010100000000101000000000000000000000000000000000000
000001000000000000100010110000000000000000000000000000
.ramt_tile 10 6
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000001100110010101100000000000100000000000
000000000000001011000011001001001100000000000000000010
111000001110000000000000000101100000000001000000000000
000000000000000000000010101011000000000000000001000000
000000000000000001100110000000000000000010000000000001
000000000000001011000000000101000000000000000000000000
000000000001000001100110000101100000000001000000000000
000000000000100011000010101011100000000000000000000010
000000000000001000000111000000000000000010000010000000
000010100000000111000011111101000000000000000000000000
000000000000000101100000010011111000101000110100100000
000000000000000000000010100101111000111100110000000101
000000000000000000000000000011111010101000110100100000
000000000000000000000000000001011101111100110000100100
000000000000000000000110100111111000101000110100100000
000000000000000000000000000101111001111100110000100001
.logic_tile 12 6
000000000000000011100111100011000000000000001000000000
000000000000010000100100000000000000000000000000001000
000000100000000000000111000000000001000000001000000000
000000000110000000000000000000001101000000000000000000
000000000000010101100000000000001001001100111000000000
000000000000100000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000000010111000000001000001100111000000000
000010000000101101000000000000001001110011000000000000
000010000001010000000000000000001000001100111000000000
000001000000100000000000000000001010110011000000000000
000000000000000011100000000000001001001100110000000000
000100000000000000000000000000001001110011000000000000
.io_tile 13 6
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000000000010000001
000000000011000000
001101011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000010
000000000011000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
111000000000001001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
010000000000100000000011101001011100011001010100000001
110000001010000000000111001011001001011010100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001101000001000001010110000000
000000000000000000010000000001101110000010010000100000
000000000000000011100000001111000001000001010110000000
000000000000000000100011010001101100000010010000100000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 2 7
000010000000001000010000000011000000000000001000000000
000000000000001111000011000000100000000000000000001000
111000100000010000000000000000000001000000001000000000
000001000000100000000000000000001110000000000000000000
010001000000000000000000000000000000000000001000000000
010000100000000000000000000000001100000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000001011100010000000001000111100000000000000
000000000000001011110100000000000000111100000000000100
000010100000001001000000000000000000000000000000000000
000001000110001011100000000000000000000000000000000010
000000000001010000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000001
110100000000000000000000000000000000000000000100100000
010100000000001011000000000011000000000010000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
000000000000000000000000000000000000001000
000000000000000000000000000000000000000000
010000001110000000000111000000000000000001
110000000000000000000100000000000000000000
000000000000000000000000000000000000001000
000000000000000000000000000000000000000000
000010100001110000000000000000000000010000
000101000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
000000000000000000010000000000000000000001
000000000000000000010000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000001000
.logic_tile 4 7
000000000000001111100010000111011011100000000000000000
000000000000010011000011001111111011000000000000000001
111000000000000001100111001011100000000010100001000000
000000000000000111000100001001101011000010010000000000
010000000010000111100010011101000000000010000000000000
000000000000000101100111111011001011000011000000000000
000000000000010011100011000111000000000000110001000001
000000000000100111000110101011001000000000010001000000
000000000000001001000010000111111011000110100000000000
000000000000000011110000000101101010001111110000000010
000000000000000000000000001001100000000010100000000000
000000000000000000000011101111001011000010010000000000
000000000000001001000110110001101110000100000100000000
000000000000000011000110001101001000001100000000000100
110000000000000000000000010001001100000100000100000000
000100000000000000000011111001101100001100000000000100
.logic_tile 5 7
000000000110000000000010001111000000000001000000000000
000000000000000001000000001001100000000000000010100000
111000000100010101000111000111111100110011000000000000
000100000000001001100010010111111001000000000000000000
110000000010000001000000011111111001000010000000000000
110000000110001001100011011111111101000000000000000000
000000000001000001000010101011111000010000000000000000
000001000000100000100111110001001011110000000000100000
000000000100001000000111001011100001000010100000000010
000000001110000101000111101101101110000010010000000000
000010000100000000000011111111101101000110100000000000
000000000110001111000011100001001111001111110000000100
000000000111011000000011110011000000000001100100000000
000000000000100111000110000101101000000010101000000000
010000001110000101100010101011000000000001100100000000
110000000001010000000110111101101010000010101000000000
.logic_tile 6 7
000000000000000111100111110011000000000001000000100000
000000000000000000100010001001100000000000000000000000
111000000000111001100110011111011010000100000000100000
000001001000010001000010001111001000001100000000000000
110000000000000111100000000101100000000000000000000000
110000000010000000100000000000000000111111110000000000
000000000000001101000111101101101011010100000000100000
000000000000000111000111011111101000100100000000000000
000000000000001000000010000011100001000000000000000000
000000000000001011000000000011001110000000010000000000
000010000000000111000010000001000000000000100000000000
000000000000000000100100001001101101000001000001000100
000000000000000111100111101011100001000001100100000000
000000000000000000100000001001101000000010100000000000
010000000000000111100010011111100001000001100100000000
100000000001010000100110001001101011000010100010000000
.logic_tile 7 7
000000000000001001000000001011101010101011110000000000
000000000000000011000011010111111000100111110000000000
111000000000000000000010011111001001110110000000000000
000000000000000000000111010101011011110101000000000000
000010100000001001100110011011100000000000000000000000
000000000100000001000010001101000000000001000000000000
000001100001000001000011110101111101101011110000000000
000000000110001001100111000001001011100111110000000000
000000000000011111100000010011101010110000000000000000
000000000000101101100010110101001011100000000010000000
000000000000000111010111100001111011011100100000100000
000100000000000001100000000011111011011100010000000000
000000000000000011100000000111111110010000000000000100
000000000000000000100000001011011100000000000000000000
010000000000011101100000011000000000000000000100000100
100000000000001101100010111001000000000010000000000000
.logic_tile 8 7
000000000000100101000011101001000000000010000000000000
000000000001010000100111110101000000000000000010000010
111000000000000011000111110101111001100000000000000000
000000000000000000000111101001111010000000000000000000
010000000000000001100010010101000000000001000000000000
010000000000000000010010101101100000000000000000000000
000000000001111101000010011011000001000011010010100000
000000000000100111100010000111101000000011000000100000
000000000000000000000111011101000000000001000000000000
000000000000000111000111111011100000000000000000100000
000010000000001000000000001101001100100000000000000000
000101000000001111000010011101001101000000000000000000
000100000000001000000000001001100000000001000001000100
000000000000001011000000000011100000000000000000000000
000011100000100000000000000000000000000000000100000010
000001000000000001000000000111000000000010000000000000
.logic_tile 9 7
000010000000000111000010100001000000000000001000000000
000001000000000000000000000000100000000000000000001000
000010100001010111100000000000000000000000001000000000
000001001111010101100000000000001000000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000000000
001000000000100101000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000100000000000010000000000000001000000001000000000
000000001000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000100010000000000000000000001000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100000000000000
000010000000000000000000000000000000111100000000000010
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001101000000000000000000
111000000100001001000010010000001000001100111000000000
000000001110000001000111010000001101110011000000000000
110000000000000000000000000000001000001100111000000000
110000000000000000000000000000001101110011000000000100
000001000000000000000000000000001001001100110000000000
000000000010000000000000000000001101110011000000000000
110000000000010000000110111011100000000001000000000000
000000000000100000000011011001000000000000000000000010
000000100100000101100110111011011100100000000000100101
000000000000000000000010101011111101000000000000000100
000000000000000000000011001000000000000010000000100000
000000000000000000000000000001000000000000000000000000
000000000110000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000001000000
.logic_tile 12 7
000010000000000011100010100001100001001100110000000000
000001000000000111100100000000101101110011000000000000
111000000000000011100010011001111011101000110110000110
000000000000000101010011010011101010111100110000000000
000010000000001101100110101101011000101000110100000010
000000000000000001000010100111101000111100110001100000
000000000000000011100000000011001010011100000100000000
000010000000000011000000001011101100111100000000000000
000000000000001111100111010001000001000001100110000100
000000000000001011100111101111101010000010100000000000
000000000000100011100000011001111010101000110100100100
000000000000000000100010000011001000111100110001000000
110000000000000111100010110111001010011100000100000000
000000000000000000100111100011101110111100000000000000
000000000000000011100000000011001010011100000100000000
000000000000000000100000001011111100111100000000000000
.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000110000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000001000010
111000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000010
010000000000000000000000000001000000000010000000000000
.logic_tile 2 8
000000000000001000000000010000000001001100110000000000
000010000000000001000011100000001001110011000000000000
111000000000001000000000010001101110101001010100000000
000000000000001011000011010111001111100101010000000010
010000000000000000000000000000000000000000000100000000
010000000100000000000000000011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011011000000000010000000000000
000000000000000111000010010111100001000011000100000000
000000000000000111100111011011101101000010010000000000
000000000000000011000000010000000000000000000100000000
000000000000000000110011000011000000000010000000000000
000000000000001111000000010111111101001100110100000000
000000000000001011000011011011101101101100100000000000
010000000000000000000000001001001110101001010100000000
100000000000000000000011101101001111100101010000000000
.ramt_tile 3 8
000010000000000011000111001000000000000000
000001010000000000100000001101000000000000
111000001000000000000000010000000000000000
000000010000001001000010101101000000000000
000000000000000000000110111000000000000000
000000000000010000000010100101000000000000
000000000000001101100110100000000000000000
000000000000000101000000000001000000000000
000000000000010000000000000000000000000000
000000000000100000000000001101000000000000
000000100000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
010000000000000000000000000000000000000000
010000000000000000000000001001000000000000
.logic_tile 4 8
000000000001001011100111000011000000000000000001000000
000000000000001111000011110001100000000011000000000000
111000000110001000000000000001100000000000000000000000
000000100000001011000000000111001001000000010000000000
010001000000000000000111001111000000000000010000000000
010000100000000000000011000001001011000000000000000000
000000000001001000000000001011000000000000000000000000
000000000000001011000000000101001001000000010000000000
000000000000000000000011101001000000000000100000000000
000000000000000111000000000001101100000000000000000000
000000000000010000000000010000000000000000000110000000
000000000000100000000011000001000000000010000000100000
000000000000000000000000001000000000000000000100000001
000000000000000111000000001011000000000010000000000000
010000000000000000000000000000000000000000000100000010
100000000000000000000000001101000000000010000000000000
.logic_tile 5 8
000000000000000000000110111101000000000001010000100000
000000000000001001010010101101101011000010010000000000
111010000000001001100110011001011000010111110000000000
000000000000000101100010000001011100100111110000100000
110000000000000101100011000101000001000001100110000010
110010000000000111000011111011001000000010100000000000
000000000000000111000010100101100000000001100100000100
000000000000000000000000001011001001000010100000000000
000100000000000101000110011101000000000001100100000000
000100000000000000100010000011001010000010100000000100
000000000000001001110000001101100001000001100100000000
000000000110000001000000000011001111000010100000000000
000000000000000000000111011101000000000001100100000000
000000000000000000000010101001001001000010100000000000
010000000100000000000000011101100000000001100100000001
100000000001010000000010101001001111000010100000000000
.logic_tile 6 8
000000100000011000000111110111100001000010100000000000
000000000000100011000111011011001000000001100001000000
111000000000010011000011100011100001000010100000000000
000000000000000011000000000101001101000001100000000010
010000000000000000000000000001100000000000100000000000
010000000000001001000010010111101111000000000000000000
000000000001000000000011100111000000000000000001100100
000000000000000011000000001101000000000001000000000000
000000000000000000000011110001000001000001010010000000
000000000000000000000110100001101000000010010000000000
000000000000001000000010011011100001000001010001000000
000000000000001011000010101111101010000010010000000000
000000000000000001000011101011000000000000100000000000
000000000010000000100100001101101110000000000000000000
010000000100001000000000011000000000000000000100100000
100000000000000101000010010001000000000010000000000000
.logic_tile 7 8
000000000000000111000111100001100000000011000010000000
000000000000000111100110111111001000000011010000000000
111000101110000111100000001001100001000001100110000000
000001001010001001110010011011001011000010101000000000
110000000000000101100011101111000001000001100100000000
010000000000001101000000001101101001000010101000000000
000000000000000011100110000000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000000000001000000000000101000001000001100100000000
000000000000001111000011100011001001000010101000000000
000000000000100000000110100101000001000001100110000000
000000000001110000000000001001001011000010101000000000
000000000000000000000111010111100001000001100100000000
000000000000000000000110111101001001000010101000000000
010010000000000000000000000001000001000001100110000000
110000000000001101000000000001101011000010101000000000
.logic_tile 8 8
000000000000000111100011100111100001000000100000000000
000000000000000000100010100101001000000000000000000100
111000000001001111000011101111101101010000000000000000
000000000000110001000000001111101011000000000000000000
010000000000001011000000000000000000000000000000000000
010010100000000001100010010000000000000000000000000000
000010000000110000000111110011100000000000010001000000
000001000000100000000010001011101100000000000000000000
000000000000000001000011101001011001000010000000000000
000000000000000111100000000011011011000000000000000100
000000001010000011000000010111100000000011010000000010
000000000000001001000011101001001010000011110000000000
000000000000100011000111100101011100010000000000000000
000000000001010000100000001111101110000000000000000000
000100001010000011100110011000000000000000000100000000
000000000000000111000010110001000000000010000010000000
.logic_tile 9 8
000000000000000001100000001101100001000010000010000000
000000000000000000000000001111101110000000000000100000
000000001110011001100111110001100001000000000000000000
000000000000000101000010001101001001000000010000000001
001000000000001111000000000011100000000011000001000000
000000001000000001000011010101000000000000000000000000
000000000000000111000000010011011001010000000000000000
000000000000000111000011111011111000000000000000000000
000000000000101000000011100101100000000001000010000001
000000000001000111000111100011000000000000000000000000
000000100000000001000000001111000000000000100000000000
000000000000000000100000000101101000000000000000000000
000010100000000000000010001101000000000000000000000000
000001000000000000000100000101000000000001000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001010000000000000000000000000000
.logic_tile 11 8
000000000000000001000111000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000001100101000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000111010101000000000001000000000000
010000000000000000000010011101100000000000000000000010
000000000101000000000000000001100000000001000010000000
000001000000000001000000001001000000000000000000000010
000000000000000000000000011001000001000000100000000010
000000000000000000000010000111001100000000000000000000
000000000000001000000000000111100001000000000000100000
000000000010011111000000000001001010000000010000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000010001011000000000000000000000000
001000000000000011100000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
.logic_tile 12 8
000100000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000111100000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000100000000000000100000000011000000000010000000100000
000000000001001000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000110000000000000000000000000000000000000000000
.io_tile 13 8
000000000000000010
000000000000000001
000000000000000000
000000000000000001
000000000010001101
000000000011001100
001101010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010110000000000
.io_tile 0 9
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000110000101100000000000001000000000
000000000000000000000011110000100000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001111000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000010110000001001110011000010000000
001000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000011010000001001110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 2 9
000000000000000000000000000001100000000000001000000000
000000000000001011000000000000000000000000000000001000
111000000000000001100111000000000000000000001000000000
000000001010001101000100000000001110000000000000000000
110000000000001000000010100000001001001100110001000000
110001000000000011000100000000001100110011000000000000
000000000000001000000000001011100001000010100001000000
000000000000000111000000001111101001000001100000000000
000000000000000001000000001000000000000010000000000000
000000000000000000100011100001000000000000000000100000
000000000000001000000000000000000000000010000000100000
000000000000000001010010000011000000000000000000000010
000000000000000000000111000000000000000010000000000000
000000000000001011000000001101000000000000000000000010
000000000000000000000000010001001101000111110100000000
000000000000000000000010100101011010000011110000100000
.ramb_tile 3 9
000000000000010000000010010101100000010000
000000000000000001000011001001000000000000
111010100000000000000011101000000000000000
000001000000000111000000001001000000000000
110000000000000000000000001001000000010000
110000000000001011000010010001100000000000
000000001100000000000000001000000000000000
000000000000000001000011011011000000000000
000000000000000000000111110011000000000010
000000000000000000000111110001100000000000
000010100000000000000010000000000000000000
000001000000000001010100001101000000000000
000000001100000000000011100101000000000000
000000000000000000000000001011000000000000
110000000000000000000000001000000000000000
010000000000000000010000001101000000000000
.logic_tile 4 9
000000000000000111000110000101100000000010000001100000
000000000000001011100011100011000000000000000000000000
111000000001010111110010000111111001000100000000000001
000000000000100111100110011101101000000000000000000011
010000000000000001000010000011101010001001000000000000
110000000000001011000110010101001111001010000001000000
000000000000001011100000000000000001001111000000000000
000000000000000001100011010000001011110000110000000000
000000000000001011100111101001100001000000100000000000
000000000000001011000100001111001001000000000000000000
000101001110000001000000000101100000000010100000000000
000000000000000000100000000011001000000001100010000010
000000000000000000000110001111001000100100000000100000
000000000000000111000000000111011000101000000000000000
000000000000000111000111000001000001000001010100000000
000001000000000000000000001011101001000010010000100000
.logic_tile 5 9
001000000000001101100000000111000000000000100000000000
000000000000000101000010000101101000000000110000000000
111100000000111001000000000111011110010111110000000000
000100000001010101100000001101101000100111110000000000
010000000000001101100011001011100000000010100000000000
000000000000000101000010000101101101000010010000000000
000000000000000011100111001101101100101100000100000001
000000000000001001100010011111001110001100000000000000
000000000000001001100000011011100000000000100101000000
000000000000000001000011111101001000000000110000000000
001000000000001011000010000011101011000100000100100000
000000001110001101000100000001011000001100000000000000
000000000000000001010010011101111010111110000100100000
000000000000000011000010000001101001111100000000000000
110000000000000101100000000111000000000000100100000000
000000000000000000100010000011001010000000110000000010
.logic_tile 6 9
000000000000001011100000000001011101110000000000000010
000000001000001111100000000001011001010100000000000001
111000000000000001000110010000000000000000000000000000
000000000000001111100010110000000000000000000000000000
010000000001000000000010100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001000010100000000000
000000000000000000000000001101001000000001100000000010
000000000011010000000010001111100000000000000000100100
000000000000000000000100001001100000000001000000000000
000000000000000000000000001001100000000011000000000010
000000000000010000000000001111100000000010000011000000
000000000000000000000011100000000000000000000101000000
000000000000000000000100000001000000000010000000000000
.logic_tile 7 9
000000100110000111000000001001000001000010100000000000
000001000000100001100000000001001011000001100000000010
111001000000000000000000001101000000000000000000000000
000000100110001011000000001011100000000001000000000010
110000000000000111000010000011000001000010100000000000
000000000000000000000100000101101100000001100000000010
000010100000010000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000011000000000000000111001000000000000000000100000000
000010000000011111000100001111000000000010000000100000
000000000000000000000000000000000000000000000100000010
000010000000000000000000000001000000000010000000000000
110100000001010111100000000000000000000000000000000000
110101000000000000000010010000000000000000000000000000
.logic_tile 8 9
000000000000100111100010000001111100000001000000000000
000000000000000000000011100101101110010001000000000000
111000000110001101100011001001100000000000000010000000
000000000000001111100011011111000000000001000000000001
010000000000000001100110010001000001000000000000000000
010000001110000101100010001111101011000000010000000101
000000000000001000000110000101001101110000000000000000
000000000000001011000011011101001000111001010000000000
000010100000001101100010100101011010011111110000000000
000010000000010001000111010101001011001111110000000000
000000000100001101100000000011111000001100000101000001
000000000000000101100010111111111100001101010000000100
000000000001010111000010000011011011001100000100000101
000000000000100000100111011011111100001101010000000010
000000000000000000010010110111111000001100000100000000
000000000010000000000110111111111000001101010011000000
.logic_tile 9 9
000000000000000111000010100001100000000000000010000000
000000000000000000000000001111100000000001000000000000
000000000001011111010111100001100001000010000000000000
000000000000101011000000001101001100000011000000000000
000000000000001111000111111101111000001100000010000000
000000001000001011000111000101001100001101010000000000
000000000111111001100000011101011111000010000001000100
000000000111110001000010100111111101000000000000000100
000000000000000000000000001001001011001111110000000000
000000000000000001000011101011101000000110100000000000
000000000001000001100110001101000000000000000000000000
000000000000100000000110010111101001000000110000000000
000000100000000000000111000001000000000000000001000001
000010000001000000000011101011000000000001000000000000
000010000000000000000111001111001010001100000010000000
000100000110001001000000001101101111000100000000000000
.ramb_tile 10 9
000000000000100000000000000000000000000000
000000010000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000111100011111001001000000011000000000000
000000000000000011000111000101011001101011000001000001
111000000000001000000000000111100000000000100001000000
000000000000001011000000000011001011000000000000000000
000000001100000000000111101000000000000010000010000010
000010100000000000000111011011000000000000000000000000
000000000000001001000000001000000000000010000001000100
000000000000000001000000001011000000000000000001000000
000000000000100111100000000000000000011010010000000000
000000000001010111000000000000001100100101100000000000
000000000000000000000010010001011000011100000100000000
000000000000000000000011010111001001111100000000100000
000001000000001000000000000101111110101000110110100000
000010000000001111000000001101001100111100110000000000
000000000000001111100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
.logic_tile 12 9
000000000000000000000011101000000000000010000000000000
000000000000000000000000000101000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000010000000000000001001000000000010000010000000
110000000000010000000011100000000000000000000100000000
010000000000100000000000001101000000000010000001000000
000010000001010111100000000000000000000000000101000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000010011111101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000110000000
000001000000100000000000001101000000000010000000000000
010000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 13 9
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000001001000000000010000001000001100110101100100
000000000000000001000011000000001000110011000000110010
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010100000000
000000000000000000000000000000001001100101100000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000101000000000110000001100000000000001000000000
000000000000000000000011100000000000000000000000001000
111000000001001001100000000101100000000000001000000000
000000000000100001000000000000101100000000000000000000
010000000000000000000000010101101000111100001000000000
010000000000000000000010000000101110111100000000000000
000000000000000001000010110111101000000011110000000000
000000000000001101000110000000100000111100000000000000
000000000000000111100000000101101010000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010001000000000
000000000000000111100000001000000000000000000100000000
000000000010000000000000000001000000000010000000000001
010000000001010000000110000000000000000000000100000000
110000001010000000000000001001000000000010001000000001
.ramt_tile 3 10
000000000000001001000011100011100000000000
000000010000000111000010011101100000100000
111000000000000111000111100000000000000000
000000010110000000100100000111000000000000
000000000001000011000011110001100000000000
000000000000100000100111110101100000100000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000000000000000101000000000000
000000000000000000000000000001100000000000
000000000000001000000010000000000000000000
000000000000001111000100000001000000000000
000000100000000000000000000111100000000000
000001001010001001000000001001000000000000
110000000000000000000000000000000000000000
010000000000001001000000001001000000000000
.logic_tile 4 10
000000000000001001000111110000000000000000000000000000
000000000000001011100111110000000000000000000000000000
111000000000001000000010010000000000000000000000000000
000000000000000001000110100000000000000000000000000000
010000000000000011100000001111000000000010100000000000
000000000000000000100011101001101111000001100010100000
000000000000001111000011001001000001000010100000000000
000000000000000101000000000101001100000001100000100010
000000000000000000000000000011101000000001110000000000
000000000000000000000000000101111110000000110000000000
000000000000000101100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000110101001000000000011000000000000
000000000000000000000011011101001001000011010001000001
110010000000000000000000000001111011111111000100000000
000010001010000000000000001101001001111110000000100000
.logic_tile 5 10
000000000000001001100111011001011101101100000000000000
000000000000000001000110000001111100001100000000000000
111000000000001000000010101101011100000110100000000000
000000000000001011000110111001101101100101010000000000
110000000010001000000111010001011011010000000010000000
110000000000000001000110000001011101001000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000010111101000000000010000000000000
000000000000000000010111101101100000000010000100000100
000000000000000000000000001011100000000011001001000000
000000000000001000000110010000000000000000000100000000
000000000000000101000010101101000000000010000000000000
000000000001000000000010000000000000000000000100000000
000000000000000000000100001001000000000010000001000000
010000000000010000000000000001100000000001000100000010
100000000000100000000000000101100000000000000000000000
.logic_tile 6 10
000000000000001001000010001111011000000100000000000000
000000000000001111000110000011101110001100000000000010
111000000000001101000000000001100000000011000000000000
000000000000000101100011101001100000000010000001000110
010000100000100111100111011011100001000010000000000000
110000000000000000110010000101101000000011000000000000
000000000000001011000000001001000000000000110000000000
000000000000000001100010101101101000000001110000000100
000000000000000001000010000011011100001000000000000000
000000000000000000000110110001111010001100000000000000
000000100010001000000010010011000001000000110000000000
000000000000001111000010100011101000000000100010000000
000000000000000011100010101101011011100101010000000000
000000000000000000100010111011101111101001010000000000
110000000100000000000110101111000000000000000100000001
000000000000000000000011001111100000000001001000000000
.logic_tile 7 10
000010000000001000000111001011001001010000000000000000
000001000000001111000010011011011100110000000000000000
000000000000001001100000011011000000000000100000000000
000000000100001011000011111101001010000000110000000000
000000000000001000000010010011000000000000110000000000
000000001100000001000110001101101111000000010000000000
000001000000101001000110001001000000000001000000100000
000000100001001011000110000101100000000000000000000001
000000000000000111000011100101011001010000000000000000
000000000000001011000000000001101001000000000000000001
000111100100101000000010011101111111010000000000000000
000001100001001011000011111101011110000000000000000000
000100000000000000000010101011100000000001000000000000
000100000000000000000000000001100000000000000000000000
000001000000001000000010001101100000000001000010000000
000000000000011011000100000101100000000000000000000000
.logic_tile 8 10
000001000000000000000111001111111101110011110000000000
000010001100001001000011001011001010111011110000000000
111000001011010001100011100101001101100000000001000000
000000000000000101000010111101001010000000000010000000
010010000000001101100110110001101001010011110000000000
010001001100101011000110000111111000110011110000000000
000001000000001001100011100001001100010000000000000000
000010101110001011000100000011011110000000000000000000
000001001110001011000010001001100000000000000000100100
000010100010000001100110001111000000000001000000000000
000100000000000001000011110101100000000001000000000000
000000000000000000100010000101100000000000000000000000
000000001000000111010110001011100001000010000000000000
000000000000000101000000001001101011000000000000000000
000000000000010000000011111101001110111100010100000001
000000000000011111000011011111111101111100000001000000
.logic_tile 9 10
000000000000001000000111100111100000000001000000000000
000000000010001111000100000011100000000000000000000000
111000100000000011100111001000000000000010000000000010
000000000000001001100100000001000000000000000001000000
010000000000001000000110011101101000000000000000000000
110000000000000001000010000011011000100000000000000000
000000000000001000000000000111100000000001000000000000
000000000000010001000000001101000000000000000000000000
000000000000001111000000000101011001001000010000000000
000000000000100011000010111011011000000100010000000000
000010100010000000000000001000000000000000000100000010
000001000000000111000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000001111000000000010000010000000
000000001010001011100011110000000000000000000100000000
000000000000001101100010010011000000000010000000000010
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000010000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000000010001100001000000000001000000
000000000000000001000011111001101110000000010001000000
111000000000001000000011000001101110000011110100000000
000000000000001011000100000000010000111100000000100000
110000000000000111100011100101111110000011110110000000
010000000000000000000000000000000000111100000000000000
000000000000001000000111100111001010000011110100000001
000000000000000111000010100000000000111100000000000000
000000000000000000000000000101100000001111000110000000
000000000000000000000010010000100000110000110000000000
000000000000000000000000010111111100000011110100000001
000000000000000000000010100000110000111100000000000000
000000000000000001000110100000000000000000000100000000
000000000000000000100000000001000000000010000000000010
010000000000001011000111000101011010000011110100000000
100000001000000101100000000000110000111100000000000001
.logic_tile 12 10
000000001111011000000000000111100000000000001000000000
000000000000001011000000000000100000000000000000001000
111000000000000000000111000101100000000000001000000000
000000001000000000000000000000001110000000000000000000
110000000000000000000000000011101000111100001010000000
010000000000000000000000000000101100111100000000000000
000000000000100011100000000111101000111100001000000000
000000000000000000000000000000001110111100000000000000
000010100000001000000011110001101000111100001000000000
000001000000001011000011000000101100111100000000000000
000000000000000000000011000001001000111100001010000000
000000000000000000000000000000001110111100000000000000
000000000000001011000000000011001000111100001000000000
000000000000001011100000000000101100111100000000000000
010000000000000011000000010111001000000011110100000000
100000000000000000000010010000000000111100000000000100
.io_tile 13 10
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000011100000011011100000000000000000000100
000000000000000111000010111111000000000001000000000000
111000000000000011100110000011011100000100000000000000
000000000000000000000000000101111011000000000000000010
010000000000001111000000000000000000000000000000000000
010000000000000001000010110000000000000000000000000000
000000000000000000000000001101000000000010000000100000
000000000000000000000010001101000000000011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011000000011001011100000011110001000000
000000000000000000000011110001011000100011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110101000000000000010000100000010
100000000000000000000100001001000000000000000000000000
.logic_tile 2 11
000000000000000001100010001000000000000010000001000000
000000000000000000000100001001000000000000000000000000
111000000000010101000110011101111110000100000000000000
000000000000000000000011110001101001000000000000000000
010000000000000000000111000001000000000000000000000000
110000000010001001000000001011000000000001000000000000
000000100000000101000110011000000000000010000000000000
000001000000000000000010000011000000000000000000000001
000000000010000000000000000001100000001111000010000000
000000000000000000000010010000000000110000110000000010
000010100011010101000000000000000000000010000000100000
000001000000101001100000000101000000000000000000000000
000000000000000000000000001001100000000000000000000010
000000000000100000000000000101100000000011000000000010
110000000000000101000000001000000000000010000100000000
010000000000010000100000001101000000000000000000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 4 11
000010100001000000000000000101100000000000001000000000
000001000000100000000000000000100000000000000000001000
111000000000000001100000000000000001000000001000000000
000000000000000000000011010000001010000000000000000000
010000000000000000000011100011000001000000001000000000
110000000000000000000011100000101001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000011000010000000001000000000000000000000
000010100001000000000110100000001000111100000001000000
000001001100000000000100000000000000111100000000000000
000001000000001000000000001000000000000010000000000000
000000100000000111000000001111000000000000000000000000
000001000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
010010100000000000000000000000000000000000000100000000
100001000000000000000010011101000000000010000000000010
.logic_tile 5 11
000000000000000101000010011111000000000000000000000001
000000001100000000000111011101000000000001000000000000
111000000110001000000110011111000000000000000000000001
000000000000001111000010001101100000000001000000000010
010000000000001001100000001101000000000000000001000001
010000001110000111000000000011001010000000010000000000
000000000000000011100110110111000000000010000010000000
000000000000000000000011100101100000000011000000000110
000000000000000111000111111011001100000010000010000000
000000000000000000000011110101101101000000000000000000
000000000000001011000000001111100001000000000010100010
000000000000000001000000000011001001000000010000000000
000100000000000000000111001001000000000010000000000000
000000000010000001000100000001100000000000000000000000
010000000010000011100000000001100000000010000100000000
100000000001010000000000000001100000000011001001000000
.logic_tile 6 11
000000000000001011000111010101100001000000100010000010
000000000000000011100010111011001111000000110000000000
000000000001110111000011110111011010000000000000000100
000010000000110000000010001111101001100000000000000000
000000000000100101100010111101000000000001000000000000
000000000011011001000010110111100000000000000000100000
000100000000001111000111010101100001000011000000000000
000100001110001111100010000001101000000001000000000000
000001000000000000000000000111000001000010000001000000
000010100000000000000010010101001001000011000010000000
000000000000000011000000000101100001000011000000000000
000000000000000000000000000001101001000001000000000000
000000000111001000000110010011100000000000110000000000
000000000000000101000010001001001000000000010000000000
000000000000000011000110000101001111000100000000000000
000000000000000000000000000101111011000000000000000000
.logic_tile 7 11
000010000001111000000111101001000000000000000000000000
000001000011110011000111111001100000000001000001100100
111000100000000001100110011011100001000011000000000000
000001000000101101000011010001101011000001000000000010
010000000000000000000111101001100000000000110000000010
010000000000001011000100000101101000000000000000000000
000000000000000011100110011101100000000000000010000100
000000000000000111100010101001000000000001000001000000
000000000000000001100000000101111011000011100000000000
000000001010000000000000001101011011000001110000100000
000000000000000000000000011101100000000000000000100000
000000000001000000010011110101100000000001000000000000
000000000000000000000000001101001101000100000000000000
000000000000000000000000000001001111000000000000000000
010000000000100000000011001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
.logic_tile 8 11
000010000000000001000010010001000001000000100000000000
000000000110000111000010000111101010000000110000000000
000000001011001001000000000111011101000100000000000000
000000000000101011100000000111111100000000000000000000
000000000110000001100010011101011001000100000000000000
000000000000000011000111001101101010000000000000000000
000010100000001001000010111001100000000000000000000010
000000000010001011000010001011000000000001000000000000
000000000000000000000110100001011010011100000000000000
000000000100000000000000001101011000111100000000000000
000000000000000001000111101101000001000011000000000000
000000000000000000100110000101001110000001000000100000
000000000000011101100111001101011001010000000000000000
000000000000100001100000001101101010000000000000000000
000000100000001000000000000001000000000000100000000000
000101000000000001000000001011101010000000000000000000
.logic_tile 9 11
000000000000000001100000011001011111000100000000000000
000000000000000101000010100101011100000000000001000000
111000000000001111100110101111001000111100000000000000
000000000000001101000011000001111010011100000000000000
110000000000001111100110110001111010101100000000000000
010000000000001111100011111111011010111100000001000000
000001000000001001100111111001100000000000000000000000
000000000000000001000110101011001011000000010000000000
000000000000000011000011111001111100010000000000000000
000000000000000000000011001101011111000000000000000000
000000000000001000000011100101001011111100000000000000
000000000000000111010100001011011000011100000000000000
000000000000000000000011101101111000000011010000000000
000000000000000000000000001001011000000011000000000000
010001000010000000000000010000000000000000000101000000
100010100000000000000010000011000000000010001000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000000000000000101000010100101100001000000100001000000
000000000000000000010000001101001001000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000000000000010100001000000000000000000000000
000000000000000001000010100000000000000010000000000000
000000000000000000100010101011000000000000000000000000
000000000000000001100111000000000000000010000000000000
000000000000000101000010101001000000000000000000000000
000000000000000000000000001001000001000000000000000000
000000000000000000000010011101101010000000010001000000
000000000100000000000000000011001111000010000000100000
000000001010000000000000001101111000000000000001000000
000000000000000000000010000000000000000010000000000000
000000000000000000000000000101000000000000000000000100
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010001000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010011000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000110010
000000001000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000110000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 12
000000000000000010
000100000000000000
000000000000010000
000000000000000001
000010000000010010
000010010000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000011101100001000011000000100000
011000000000000000000010011101101010000010000000000000
001100000000000001100110000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000001000000000000011100000000010000100000010
000000000000001101000000001101001111000011000001000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 2 12
000000000000000111000111110001100000000001000000000001
001000000000000000100010001001100000000000000000000000
111000000000001000000011100011000000000000000000000000
000000000000000001000100000000100000111111110000000000
010000000000000001100110001001011010000011010000000000
000010101000001111000000000001011111000011000000000000
000000000000000001100000000101000000000000000000000000
000000000000000000000011010011000000000001000000000000
000000000000000011000000000111100000000010000000000000
000000001100000000000011010111100000000000000000000000
000000000000000000000000010011100000001100110000000000
000000001100000000000011010000100000110011000000000000
000000000000000011100010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101101010101101010100000000
000000000000000000000011111001011010001100000000000010
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
000100000000010101000000000011100001000000001000000000
001100000010000001100010110000001011000000000000000000
111000000000000001000000000001001000001100111000000000
000000000000000000100000000000001101110011000000000000
010000000000001001100000010101001000001100111000000000
001010100000001111000010000000000000110011000000000000
000100000000001001100010000000001000001100110000000000
000000000000000001000100000000000000110011000000000100
000000100000000000000010100101011111101011110000000000
001000001100001111000000001001111100100111110000000000
000000000000000001000000000101011101101011110000000000
000000000000000111000010000001011110100111110000000000
000001100000000000000000000001111011110000000100000000
001010000000001111010000000011001101111000000000100000
000000000000000011000000000111111011110000000100000100
000000000000000111100010000111001111111000000000000000
.logic_tile 5 12
000000000000000111000110001101000000000011000000000000
001000000000010101000011101011100000000000000000000010
111000000000100001100011101111101111010000000000000000
000000000000000000000110010101001101110000000000000010
010000000000100000000010011001001110000011110001000000
111000000000011111000011001101101100100011110000000000
000010000000000001100110001001100000000000000000000000
000001000000000001000000001001101100000000010000000000
000000000000001011000000001001000000000010000010000000
001000000000000001000000000101000000000000000000000000
000000000000000101100111110011101000110011110000000000
000000000000000000000111101101111010110111110000000000
000000000000000101100000010011101111001100000000000000
001000001000000001000011110001011111000100000010000000
010000000000000101100011101000000000000000000100100000
100000000000000000000100000001000000000010000000000000
.logic_tile 6 12
000000001110000101000110001101101011000100000000000000
000000000000000000000010010101111101000000000000000001
111001000100001111110111001011100001000010000000000000
000000100000000101000000001111101010000000000000000000
010000000000001001100000011011001011000100000000000000
011000000000001111000011011101101111000000000000000000
000000000000000001110111011111000000000000000010000001
000000000000001011000011011001000000000001000001000000
000000000000000000000011111001000000000000000000000000
001000000000000000000110000101001010000000010000000001
000010101100000000000000000001100000000001000000000100
000000000000000000000010001001000000000000000000000000
000100001110000101100000000111100000000000010000100000
001100000000010000000000000111001101000000000000000000
010000000100000000000110011000000000000000000100000000
100000000000010101010010100001000000000010000000000000
.logic_tile 7 12
000000000000000111100010110101100000000000010000000000
000000000000001011000010001111001101000000000000000001
111000000000001001100111110111001100000000000000100000
000000000000000111000111000001111010100000000000100000
010010000000000101000000001011111010010000000000000000
011000000000000111100010101101011000000000000000000000
000000000000101011100011101011101101010000000000000000
000000000001010111000110101001001000000000000000000000
000011100000001000000110000011000001000000000000000000
000011000000000011000011110111101001000000010000000000
000000101110001011100000001111000000000000000000000000
001000000000001111100000000101100000000001000000000000
000001000110000001000011001101001111100000000000000010
001010100000000000100111110101111000000000000000000000
000000000000000000000000000101000000000000110100100000
000000000000000000000000001001001010000000100000000000
.logic_tile 8 12
000000000000100011000111101111100001000011000000000000
000000000001000111100110010101101001000011010000000001
000000000001011101100110110111011011111100000011000000
000000000000000001110010100001011111011100000000000000
000000000000001000000000000011100000000010000000000000
000000000000000001000000000001100000000000000000000000
000000001110000001000111100011001001010000000000100000
000000000000000000100100001001111000000000000000000000
000000000000001011100111111011000000000000000000000000
000000000000001001100010001011100000000001000010000000
000010100000100000000010111001011000110000000000000000
000000000001000000000111110111001010100000000000100000
000000000001010101100000000011000000000000000000000001
001100000000000000100000000111001100000000010000000010
000000000000000000000000001000000000000010000000000010
000000000000000111000011011001000000000000000000000100
.logic_tile 9 12
000000000000000001000010000000000000000010000000000001
000000000000000000010000001101000000000000000000000000
111001000000000000000011100000000000000010000001000000
000010100000000000000000000011000000000000000000000000
110000000000000000000010000000000000000010000000000001
001000000000000000000000000111000000000000000000000000
000010000000000011000000001000000000000010000010000000
000000000000000000100000001001000000000000000000000000
000000000000001001000000010000000000000010000010000000
000000000000001101100011000011000000000000000000000000
000000000010000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000010
000000000000000111000000000000000000000000000100000010
001000000000000000100000001011000000000010000000000000
010000000110000000000000000000000000000000000100100000
110000000000000000000000000001000000000010000000000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000010100001100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000100000000000010100000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000101000010000000000000000000001000000000
001000000000000000000100000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000100000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100000000100000
000000000000000000000000000000000000111100000000000000
.logic_tile 12 12
000000000001010000000111010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
010000000000000000010010101101100001000011000000000000
011000000000000000000110110101001001000011010000000000
000000000000000001100000000000000000000010000000000000
000000000110001101000000001001000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000000100000
000000000000000000000000011011101010100000000000000000
000000000000000000000010000101111011000000000001000000
000000000000000000000000001000000000000010000100000000
001000000000000000000000001011000000000000000000000000
010000100000000000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
.io_tile 13 12
000000110000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 13
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
001000001110000000000011001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000111100000000010000100000000
001100000000000000000000001001100000000000000000000100
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
.logic_tile 2 13
000000000000000111100110000001000000000000000000000000
000000000000000000100010101101100000000001000001000000
000000000000001001100011101101111001101000100001000000
000000000100001111000100000101001100110100100000000000
000000000000000001100111100001111101010010000000000001
001010000000001011000000000011001000001000010000000000
000000000000001001100000000011000000000000010001000000
001000000000000001000000000101101100000000000000000000
000000000000001111000010010011001101000000000000000000
000000000000001011000111001011011101110000000000000000
000000000000000001000000000011000001000010000000000000
000000000001000000000010000011101010000011000000000000
000000000000000000000000000001100000000011000000000000
001000000000000000000011100101100000000000000010000000
000100000000000000000000000001000000000000000010000000
000100000000000000000000000001101111000000010000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000001111100111110011100001000000001000000000
001000000000001111100010110000001001000000000000000000
111000000000000000000000000101001000001100111000000000
000000000000001101000011000000001001110011000000000000
010000000000000111100010010011001001001100111000000000
001000000000100000000010110000101010110011000000000000
000000000000001001100111110000001000001100110000000000
000000000000000001000011110000000000110011000000000000
000000000000000011100111101111001100100101010000000000
000000000000000000100010010011001101100110100000000000
000000000000001101100000001101101000101000000000000000
000000000000000111000000001101111101110000000000000000
000000000000101000000000000101000000000000000000100000
001000000000010101000000000001100000000011000001000000
000000000000000000000000000001101011001100000100000000
000000000000000000000000000001011010001101010000000100
.logic_tile 5 13
000000001110000001000000000011000000000000000000100000
001000000000001001000010011111000000000011000000000000
111000000001000011000010001111100000000001000000000000
000000000000100000100100000011100000000000000000000000
110010000000000001100000001111011101010100010010000000
010000001110000000000000000111111100001100010000000000
000000001010000000000000000111000000000001000000000000
000000000000000000000000001011000000000000000000000000
000000000000000101000010111001100000000000000000000000
000000000000000000000011101011100000000001000010000000
000000000000000111000110111101011100101100100000000000
000000000000000101100011100001001111110101000001000000
000001000001010101000010100001000000000010000000000010
001010100000000000000011110001001001000000000000000001
000000001000000111000110111000000000000000000100100000
000000000000000000100011011111000000000010000000000000
.logic_tile 6 13
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000101000000000000000000000000001000000000
010000000000000000100000000000001100000000000000000000
110000000000000000000000000000001001001100111000000000
011000000000100000010010110000001011110011000000000000
000000000000000000000110010000001001001100111000000000
000000000000001101000010010000001010110011000000000000
000000000000000111000011110000001000001100110000000000
000000000000000011000011000000000000110011000000000000
000000000000100000000000001011000000000000100000000100
000000000000000000000000001101001101000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000101000000
100000000001010000000000001101000000000010000000000010
.logic_tile 7 13
000000000000001001100010000001100001000000000010100000
000000000000001011000010001001001000000000010000000000
111000000000101101000111000111100000000000000001000000
000000000001010001000000001001100000000001000001000000
010000000000000000000110000001100001000000010000100000
110000000000000000000000000001001110000000000000000100
000000001100000001000010001011000001000000010001000000
000000000000000000000110101101101101000000000000000000
000000000000001111100111111011000000000000110000000000
000000000000000001000011001101101110000000000000000000
000000000000000000000010000111000000000000010000000000
000000000000000000000000000001001100000000000000000000
000000001110000111000000000001100000000011000000000001
001000000000000000100000000111101100000010000000000000
010000001000100001100110100000000001011010010110000010
110000000000000000000011110000001111100101100000100000
.logic_tile 8 13
000000000000000000000000011000000000000010000000000000
000000000100000000000010001111000000000000000010000000
111000000001010111000110000000000000000000000000000000
000000000000100000010011100000000000000000000000000000
010000000000000111000000001101100000000000000000000000
011000000000000000000000001011101010000000010000000000
000000000000100000000000011001101111010000000000000000
000000000001010000000010100011101000001000000000000100
000000000000000000000000001001101111110000000000000000
000000000000000000000000001001011110000000000000000100
000000000001000101100000011111000000000000000000000011
001000000000100000100010011001100000000001000000000011
000000000000000001000111000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
010000000000000101100110101000000000000000000100000000
100000000000000000100111001111000000000010000001000000
.logic_tile 9 13
000000000000001000000010100001000000000000001000000000
000000000000001011000010100000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000100000000000000010010000000001000000001000000000
000000000000000101000011100000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000101000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
001000000000000011000000000000000001000000001000000000
001000000000001111000000000000001100000000000000000000
000000001110000000000000000000000000000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000011001001000011100000000000000
000000000000000000000011011111001011111100000000000010
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000001000000011100111000001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000100000111100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000011100000000000001001000000000000000000
000000000000000001000000000000000001000000001000000000
001000000000000000100000000000001100000000000000000000
000000000000000000000000000000001000111100000000000010
000000000000000000000010010000000000111100000000000000
.logic_tile 12 13
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001000000000000000000001000000001000000000
000000000110000001000000000000001011000000000000000000
010001000000000000000011100000001000001100111100000000
111010000000000000000100000000001001110011000000000000
000000000000001000000000000000001000001100110100000000
000000000000000001000010100000001001110011000000000000
000000000000000000000000000000000001011010010100000000
000000000000000000000000000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001010000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 14
000000000000000001100110000001000000000000010000000000
000000000000000000000010111101001101000000000000000010
111000000000000101000010100011111101100000000000000000
000000000000001101100110111001011100000000000000000000
010000001110000000000010001101101101100000000000000000
100000000000000000000100001111111011000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000010100011000000000001000000000000
000000000000000111000010110001100000000000000100000000
000000000000000000000010000111000000000001000000000100
000000000000001001100000010001100000000000000100000000
000000000000000001000010000011100000000001000000000000
000000000000000111000000000001100000000000000100000000
000000000000000000000000000111100000000001000000000000
010000000000000000000010000001000000000000000100000000
100000000000000000000100000011100000000001000000000000
.logic_tile 2 14
000000000000000111100000010001011001000100100000000000
000000000000000000100011011001011100000000000010000000
111000000000000001100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110001101100000000000000110000000
000000000000001011000000000001100000000011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001011010010100000010
100000000000000000000000000000001101100101100010000000
.ramt_tile 3 14
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000001000010100101111101101011110000000000
000000000000000000100110111101111000100111110000000000
111000000000000101000000001101011010000010110000000000
000000000000100111100010110101001010000011010000000000
010000001110000011000010100011111000000011110000000000
000000000000000011000000000000000000111100000000000010
000000000000000111100000010101000000000001000000000001
000000000000000111100011010101000000000000000000000010
000000000000001001100000000111001000000011110000000000
000000000000000001000000000000010000111100000000000000
000000000000000001000010000001011100001100000100000000
000000000000000000100110010001111100001101010000000100
000001000000001000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000001000000000000000000000001101101110000000100000010
000010000000000000000000000001101101111000000000000000
.logic_tile 5 14
000000100000000011000011001001000000000000000000000000
000000000000000001100111000001000000000011000000000000
111000000000001011000000000001011101010111110000000000
000000000000001111100000000111111000011011110000000000
010000001000000001100110001001001000100101100000000000
000000000000001001000000000001011110001100110000000000
000010000000001011000000000111111101000001110000000000
000000000000000001100000000101111100000011100000000000
000000000000000000000110110011011111010100000000000000
000000000000000000000010001011111010011000000000000000
000000000001000011100111111001001011000111110110000000
000000000000000000000111011011001111000011110000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111111101000000000010000110000000
000000000000000000000111010101100000000000000000000000
.logic_tile 6 14
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000001000000010100001100001000001010000000000
000000000000000001000000001001001111000010010000000001
111001000000000001100110000001100001000001010001000000
110010001110000000000000001001101101000010010000000000
000000000000000001100000011101100001000000110000000000
000000000000000000000010001111001011000001100000000000
000000000000000000000110100000000000000000000100100100
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000100100000
000000001010000000000010101011000000000010000001000010
000000000000000000000011000000000000000000000100100000
000000000000000000000100001101000000000010000000000101
010000000000000000000000010000000000000000000000000000
100000001000000000000010100000000000000000000000000000
.logic_tile 7 14
000000000000000000000111011101011001110000000000100000
000000000000000000000110001011101000000000000000000010
000000000000001001100000001001001101110011000000000000
000000000000000001000000001011111111000000000000000000
000000000001010001100011010000000001011010010000000000
000000000000000000000111000000001010100101100000000000
000000000000001101100110011101101000110100000001000000
000000001010000001000010100101111001111100010000000000
000000000001000000000110011101100000000011000000000000
000000000000100000000110010011100000000000000000000000
000000000000000101000010101101101011110011000000000000
000100000000000101000010101011011100000000000000000000
000000000000000000000000001001000001000000000000000000
000000000000000000000000000001101011000000110000000000
000000000000001101000000001111101010000100000000000000
000000000000001001000010100111001101100000000000000000
.logic_tile 8 14
000000000000001000000110001001000000000001000000000000
000010100000001111000000001001100000000000000000000000
111010000000101001000010011111000000000001010000000000
000001001010010001100110000001001010000010010000000000
110000000000101011100110000000000000000000000000000000
010000000001010101000000000000000000000000000000000000
000000000000000111000011111101100000000001010000000000
000000001000000000010010001001101010000010010000000000
000000000001010000000011110011000000000001010000000000
000000000000100000000011000001101010000010010000000000
000001000000000111000110001101000000000000000000000000
000000000000000000000000001101100000000011000000100000
000001000000000011100000000011000001000000110000000000
000010100000000000000000000101101010000001100000000000
000000000000000000000000001001100001000010010100000100
000000000000000000000000001011001100000001010000000000
.logic_tile 9 14
000000000000001000000000000101111001000000000000000000
000000000000001111000000000001111000110000000000000010
000000000000001000000011111001011001010000000000100000
000000000000001111000111111001001011001000000000000000
000000000000001000000000001101011011000100000000000100
000000001100001111000000001101001001100000000000000001
000000000000001000000011110000000000000000000000000000
000000000000001111000111110000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001001011011000100000001000000
000000000000000000000000000101011011100000000000000100
001000000000000000000000001001111010010010000001000000
000000000000000000000000000001111000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000001011010010000100000
000000000000000000000011100000001000100101100000000000
111000000000000000000010100000000000000010000000000000
000100000000000111000100000011000000000000000000000010
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000000000000000101000000001000000000000000000100000000
000000000000010000100010111101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000001001000000000010000000100000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001101000010100000001000001100111000000000
000000000000000011000010100000001101110011000000000000
000000000000000101100110100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001101100000000000000101000000
000000000000000000010000000011000000000001000000000100
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000011000000001101000000000000000100000000
000000000000000000000000000011100000000001000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000010100011100000000000001000000000
000000000000000000000110110000100000000000000000001000
000000000000001101000010100001000000000000001000000000
000000000000000001100110110000101101000000000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000111000011100101101000111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000000000000011000001101000111100001000000000
000000000000000000000100000000001111111100000000000000
000000000000000000000111000001101000111100001000000000
000000000000000000000100000000101101111100000000000000
000000000000000000000011000001101000000011110000000000
000000000000000000000100000000100000111100000000000000
000000000000000000000000000101111000000011110000000010
000000000000000000000000000000100000111100000000000000
.logic_tile 5 15
000000000000001011000000000111101101000100000000000000
000000000000000001100000001011011101000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000111101000000000010000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000010101000000000000010000000000000
000000000000000000010110111011000000000000000000000000
000000000000000111000000000000000000011010010000100000
000000000000001101000010110000001000100101100000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010010011000000000000000000000000
000000000000000111000000000000000000000010000010000000
000000000000001101000000001011000000000000000000000000
.logic_tile 6 15
000000000000000101100110100001000000000000001000000000
000000001110000001000000000000100000000000000000001000
000000000000001000000010110111000000000000001000000000
000000000000000101000110100000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001101000000000000101101000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000100001000000000010000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 7 15
000000000000000001100010001001000000000001000000000000
000000000000000000100110000001000000000000000000000000
111000000000001000000010111111000000000001010100000000
010000000000001001000110011001101001000010010010000000
010000000000001001100010101011000000000001010100000001
010000000000000001100110111101001100000010010000000000
001000000000001111000011101011000000000001010100000001
000000000000001001000010111101101001000010010000000000
000000000000000101100000011101001001011001010100000100
000000000000001001000010100101011100011010100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100101101000011001010100000100
000000000000000000000000001101011010011010100000000000
000000001010000000000000000001100000000001010100000010
000000000000000000000000001101101001000010010000000000
.logic_tile 8 15
000000000000001000000010100001100000000000001000000000
000000000000000101000000000000001000000000000000000000
111000000000000101000000000101001000001100111000000000
000000000000000000000010100000001010110011000000000000
010000000000000101000011100001001000001100111000000000
110000000000000101000000000000100000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000101000000000000000000110011000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000001001000000000010001000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010001000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010001000100000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010001010000100
.logic_tile 9 15
000100000000000000000000000000000000011010010001000000
000100000000001111000000000000001000100101100000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000101000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000000000000001000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000001100000000000110100000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110100000001000001100111000100000
000000000100000101000000000000001011110011000000000000
000010100000000000000000000000001000001100111001000000
000001000000000000000000000000001011110011000000000000
000000000000000101100000010000001001001100111000100000
000000000000000000000010100000001000110011000000000000
.logic_tile 12 15
000000000000001001100110111011100000000000000000000000
000000000000000001000011111001100000000011000000000000
111000000000001000000011011101101010000010000000000000
000000000000000101000010000101111011000000000000000000
010000000000000000000110110001000000000000000000000000
010000000000000000000010100001000000000001000000000100
000000000000001000000011000000000000000000000100000000
000000000000000101000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000001000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000000001000000000000000000101000000
100000000000000000000000001001000000000010000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000001111000000000000001001001100111000000000
000000000000000001000000000000001011110011000000010000
111000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
010000000000000000000000000000001001001100111000000000
100000000000000000000000000000001110110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000110110000001001001100110000000000
000000000000000000000010100000001101110011000000000000
010000000000001101100000000001000000000000000100000000
100000000000000101000000000001000000000001000000000000
.logic_tile 2 16
000000000000000101100000011101111001100000000000000000
000000000000000000000010101101011010000000000000000000
111000000000001101100110010111011000100000000000000100
000000000000000101000010000101111011000000000000000000
010000000000001000000110110001100000000000000100000000
100000001000000001000010001011000000000001000000000000
000000000000001001100110110001100000000000000100000000
000000000000000001000010101111000000000001000000000000
000100000000000000000000000001000000000000000100000000
000100000000000000000011011011000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000001111100000000001000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000011011011100000000001000000000000
010000000000000000000000000101000000000000000100000000
100000000000000000000000001111100000000001000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000010010001000000000000001000000000
000000000000000000000110000000100000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001111000000000000000000
010000000000000000000010000000001000001100111101000000
110000000000000000000100000000001001110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000010
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000100000
000000000000000000000000010000001001001100111100000000
000000000000000000000011000000001001110011000000000010
010000000000000000000000000000001001001100110111000000
100000000000000000000000000000001001110011000000000000
.logic_tile 5 16
000000000000000001000111010001000000000000001000000000
000000000000000000100010100000000000000000000000001000
000000000000001101100111010001000000000000001000000000
000000000000000101000010100000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111100001100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000000000000001000111100000001000010
000000000000000000000000000000000000111100000000100000
.logic_tile 6 16
000000000000000000000000000101101000101100000010100001
000000000000001011000011001001101101111100000000010000
000000000000000000000110100001000001000000010000000100
000000000000000000000000001111101011000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100000000000010000000000000010000000000000
000000000001000000000010011001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010010001000000000000000000000010
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
.logic_tile 7 16
000000000000000101000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000011000000000000001001001100111000000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000010000000001000110011000000000000
.logic_tile 8 16
000001000000000000000111000001100000000000001000000000
000000000000000000010000000000100000000000000000001000
111000000000000101000010100000000001000000001000000000
000000000000000000000010100000001010000000000000000000
110000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100110000000000
000000000000000101000000000000001000110011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000001000000000000000000100000000
110000000000000000000000000101000000000010000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000001100000000000001001001100111000000000
000000000000000000000000000000001011110011000000010000
111000000000001001100000010000001001001100111000000000
000000000000000001000010000000001000110011000000000010
110000000000001000000000000000001001001100111000000000
010000000000000001000000000000001101110011000000000010
000000000000000000000110000000001001001100111000000000
000000001000000000000000000000001101110011000000000010
000100000000000000000000000000001001001100110000000000
000100000000000000000011100000001001110011000000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000000000
.logic_tile 12 16
000100000000000101100110110000000000000000000000000000
000100000000000000000011000000000000000000000000000000
111000000000001000000000000101101101000100000000000000
000000000000000101000000000101101010000000000000000000
010000000000001001100111010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000001011100111000101011000100000000000000000
000000000000000101000000000101101011000000000000000000
000000000000001011100110000011000001000011100001000000
000000000000000111000000000111101011000011110000000000
000000000000000000000000000101101010010000000001000000
000000001000000000000000000001001100000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000100000000
100000001000000000000000001001000000000010000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000010000001
000000000011000000
001100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000011000010
000000000001000000
000000011000000000
000000001000000001
000000000000000001
000000000000000000
.io_tile 10 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000010000001
000000000011000000
001100111000000000
000000001000000000
000000000000000000
000100000000000000
000000000011000010
000000000001000000
000000111000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 11 17
000001111000000010
000111111000000000
000000000000000000
000000000000000001
000000000000000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 12 17
000000000000000010
000100000000000000
000010000000000000
000011110000000001
000000000010000001
000000000011000000
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000010
000000000011000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.ram_data 3 7
000000040000000a00000003000000020000003f000100000000001e00000000
000000000000000000010000000100010004009f000000060000000500000003
0000001500e7002900e0001900070005000100a1000600090001000500000000
0005009500010081000800750001009500020081000800950001007500010025
0003009100030075000100950002009100050029000100190008000500010075
0000008100650029000000190007000500650025000000150008007500060095
00000000000000000000000000000000000000000000000000000000000000c0
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000005555
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 1
000000010001000100e70058004c0053000100010001000100e0003900e10029
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000005555
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$51270$n33$2
.sym 2 $abc$51270$n950$2
.sym 3 $abc$51270$n35$2
.sym 4 $abc$51270$n871$2
.sym 5 $abc$51270$n23$2
.sym 6 $abc$51270$n1404$2
.sym 7 CLK$2$2
.sym 8 $abc$51270$n1418$2
.sym 40 $abc$51270$n2212
.sym 42 KEYBOARD.row_counter[3]
.sym 43 KEYBOARD.is_pressed
.sym 49 $abc$51270$n2199
.sym 50 $abc$51270$n30
.sym 51 $abc$51270$n2210
.sym 52 KEYBOARD.row_counter[2]
.sym 53 KEYBOARD.row_counter[1]
.sym 54 KEYBOARD.row_counter[0]
.sym 179 $abc$51270$n260
.sym 182 KEYBOARD.report[3][3]
.sym 184 KEYBOARD.report[3][2]
.sym 407 $auto$alumacc.cc:474:replace_alu$9647.C[2]
.sym 408 $abc$51270$n1518
.sym 412 $abc$51270$n1517
.sym 519 $abc$51270$n889
.sym 521 $abc$51270$n890
.sym 523 UART.tx_clk_counter[1]
.sym 524 UART.tx_clk_counter[2]
.sym 525 UART.tx_clk_counter[0]
.sym 526 UART.tx_clk_counter[3]
.sym 635 KEYBOARD.ram_adr[1]
.sym 637 KEYBOARD.ram_adr[0]
.sym 638 KEYBOARD.ram_adr[2]
.sym 746 KEYBOARD.ram_adr[7]
.sym 750 KEYBOARD.ram_adr[6]
.sym 753 KEYBOARD.ram_adr[5]
.sym 830 CLK$2
.sym 836 CLK$2
.sym 862 KEYBOARD.init_ram_cnt[2]
.sym 863 KEYBOARD.init_ram_cnt[3]
.sym 864 KEYBOARD.init_ram_cnt[4]
.sym 865 KEYBOARD.init_ram_cnt[5]
.sym 866 KEYBOARD.init_ram_cnt[6]
.sym 867 KEYBOARD.init_ram_cnt[7]
.sym 944 $abc$51270$n871
.sym 974 KEYBOARD.init_ram_cnt[8]
.sym 980 KEYBOARD.init_ram_cnt[0]
.sym 1088 $abc$51270$n888
.sym 1089 $abc$51270$n1231
.sym 1091 $abc$51270$n1238
.sym 1093 $abc$51270$n1387
.sym 1095 KEYBOARD.init_ram_cnt[1]
.sym 1204 $abc$51270$n893
.sym 1206 COM_TX$2
.sym 1207 UART.tx_activity
.sym 1209 UART.TX_sig_last
.sym 1289 COM_TX$2
.sym 1319 COM_DSR$2
.sym 1322 int_tmr[1]
.sym 1403 I2C.is_read
.sym 1430 $abc$51270$n748
.sym 1431 $abc$51270$n751
.sym 1432 $abc$51270$n752
.sym 1433 int_tmr[4]
.sym 1434 int_tmr[5]
.sym 1435 int_tmr[6]
.sym 1436 int_tmr[7]
.sym 1437 int_tmr[2]
.sym 1517 COM_DSR$2
.sym 1522 COM_DCD$2
.sym 1546 $13\int_tmr[14:0][2]
.sym 1547 $13\int_tmr[14:0][3]
.sym 1548 $13\int_tmr[14:0][4]
.sym 1549 $13\int_tmr[14:0][5]
.sym 1550 $13\int_tmr[14:0][6]
.sym 1551 $13\int_tmr[14:0][7]
.sym 1658 $13\int_tmr[14:0][8]
.sym 1659 $13\int_tmr[14:0][9]
.sym 1660 $13\int_tmr[14:0][10]
.sym 1661 $13\int_tmr[14:0][11]
.sym 1662 $13\int_tmr[14:0][12]
.sym 1663 $13\int_tmr[14:0][13]
.sym 1664 $13\int_tmr[14:0][14]
.sym 1665 int_tmr[8]
.sym 1851 $false
.sym 1853 KEYBOARD.ROWS_EN[13]
.sym 1856 $false
.sym 1858 KEYBOARD.ROWS_EN[14]
.sym 1879 $abc$51270$n27
.sym 1880 $abc$51270$n2274
.sym 1883 $abc$51270$n2265
.sym 1884 KEYBOARD.kbd_code[0]
.sym 1885 KEYBOARD.kbd_code[6]
.sym 1886 KEYBOARD.kbd_code[7]
.sym 2008 KEYBOARD.row_counter[3]
.sym 2009 $abc$51270$n30
.sym 2010 $abc$51270$n1001
.sym 2011 $false
.sym 2020 $abc$51270$n2212
.sym 2021 $false
.sym 2022 $false
.sym 2023 $false
.sym 2026 $abc$51270$n27
.sym 2027 $false
.sym 2028 $false
.sym 2029 $false
.sym 2048 $abc$51270$n1418$2
.sym 2049 CLK$2$2
.sym 2050 $false
.sym 2065 $abc$51270$n1632
.sym 2066 KEYBOARD.kbd_code[3]
.sym 2067 KEYBOARD.kbd_code[1]
.sym 2068 KEYBOARD.kbd_code[2]
.sym 2069 KEYBOARD.kbd_code[5]
.sym 2070 KEYBOARD.kbd_code[4]
.sym 2147 $true
.sym 2184 KEYBOARD.row_counter[0]$2
.sym 2185 $false
.sym 2186 KEYBOARD.row_counter[0]
.sym 2187 $false
.sym 2188 $false
.sym 2190 $auto$alumacc.cc:474:replace_alu$9644.C[2]
.sym 2192 $false
.sym 2193 KEYBOARD.row_counter[1]
.sym 2196 $auto$alumacc.cc:474:replace_alu$9644.C[3]
.sym 2197 $false
.sym 2198 $false
.sym 2199 KEYBOARD.row_counter[2]
.sym 2200 $auto$alumacc.cc:474:replace_alu$9644.C[2]
.sym 2203 $false
.sym 2204 $false
.sym 2205 KEYBOARD.row_counter[3]
.sym 2206 $auto$alumacc.cc:474:replace_alu$9644.C[3]
.sym 2209 KEYBOARD.row_counter[2]
.sym 2210 $abc$51270$n2199
.sym 2211 $abc$51270$n1001
.sym 2212 $false
.sym 2215 $abc$51270$n2210
.sym 2216 $false
.sym 2217 $false
.sym 2218 $false
.sym 2221 $abc$51270$n2208
.sym 2222 $false
.sym 2223 $false
.sym 2224 $false
.sym 2227 $abc$51270$n2206
.sym 2228 $false
.sym 2229 $false
.sym 2230 $false
.sym 2231 $abc$51270$n1418$2
.sym 2232 CLK$2$2
.sym 2233 $false
.sym 2234 $abc$51270$n721
.sym 2235 $abc$51270$n701
.sym 2236 $abc$51270$n719
.sym 2237 $abc$51270$n1445_1
.sym 2238 $abc$51270$n705
.sym 2239 $abc$51270$n1335
.sym 2240 $abc$51270$n1447
.sym 2241 KEYBOARD.temp[2]
.sym 2282 $true
.sym 2319 wr_cnt[0]$3
.sym 2320 $false
.sym 2321 wr_cnt[0]
.sym 2322 $false
.sym 2323 $false
.sym 2325 $auto$alumacc.cc:474:replace_alu$9603.C[2]
.sym 2327 wr_cnt[1]
.sym 2328 $false
.sym 2332 $false
.sym 2333 wr_cnt[2]
.sym 2334 $false
.sym 2335 $auto$alumacc.cc:474:replace_alu$9603.C[2]
.sym 2350 $abc$51270$n2314
.sym 2351 $false
.sym 2352 $false
.sym 2353 $false
.sym 2362 $abc$51270$n2313
.sym 2363 $false
.sym 2364 $false
.sym 2365 $false
.sym 2366 $abc$51270$n1354
.sym 2367 CLK$2$2
.sym 2368 $abc$51270$n35$2
.sym 2369 $abc$51270$n2316
.sym 2370 $abc$51270$n1337
.sym 2371 KEYBOARD.report[5][4]
.sym 2372 KEYBOARD.report[5][3]
.sym 2373 KEYBOARD.report[5][6]
.sym 2374 KEYBOARD.report[5][5]
.sym 2375 KEYBOARD.report[5][0]
.sym 2376 KEYBOARD.report[5][2]
.sym 2504 $abc$51270$n1119_1
.sym 2505 $abc$51270$n1164
.sym 2506 $abc$51270$n963
.sym 2507 $abc$51270$n2313
.sym 2508 $abc$51270$n253
.sym 2509 KEYBOARD.report[4][0]
.sym 2511 KEYBOARD.report[4][4]
.sym 2552 $true
.sym 2589 UART.tx_clk_counter[0]$2
.sym 2590 $false
.sym 2591 UART.tx_clk_counter[0]
.sym 2592 $false
.sym 2593 $false
.sym 2595 $auto$alumacc.cc:474:replace_alu$9647.C[2]$2
.sym 2597 UART.tx_clk_counter[1]
.sym 2598 $true$2
.sym 2601 $auto$alumacc.cc:474:replace_alu$9647.C[3]
.sym 2603 UART.tx_clk_counter[2]
.sym 2604 $true$2
.sym 2605 $auto$alumacc.cc:474:replace_alu$9647.C[2]$2
.sym 2608 $false
.sym 2609 UART.tx_clk_counter[3]
.sym 2610 $false
.sym 2611 $auto$alumacc.cc:474:replace_alu$9647.C[3]
.sym 2632 $false
.sym 2633 UART.tx_clk_counter[2]
.sym 2634 $false
.sym 2635 $auto$alumacc.cc:474:replace_alu$9647.C[2]
.sym 2641 $abc$51270$n2330
.sym 2642 $abc$51270$n1118
.sym 2643 $abc$51270$n2206
.sym 2644 KEYBOARD.report[1][6]
.sym 2645 KEYBOARD.report[1][4]
.sym 2646 KEYBOARD.report[1][2]
.sym 2725 UART.tx_clk_counter[1]
.sym 2726 UART.tx_clk_counter[0]
.sym 2727 $abc$51270$n890
.sym 2728 $false
.sym 2737 $abc$51270$n1514
.sym 2738 $abc$51270$n1517
.sym 2739 $abc$51270$n1518
.sym 2740 $false
.sym 2749 UART.tx_clk_counter[1]
.sym 2750 UART.tx_clk_counter[0]
.sym 2751 UART.tx_activity
.sym 2752 $false
.sym 2755 $abc$51270$n1517
.sym 2756 $abc$51270$n888
.sym 2757 $false
.sym 2758 $false
.sym 2761 $abc$51270$n1514
.sym 2762 $abc$51270$n888
.sym 2763 $false
.sym 2764 $false
.sym 2767 $abc$51270$n1518
.sym 2768 $abc$51270$n888
.sym 2769 $false
.sym 2770 $false
.sym 2771 $abc$51270$n1238
.sym 2772 CLK$2$2
.sym 2773 $abc$51270$n35$2
.sym 2778 $abc$51270$n2192
.sym 2779 $false$2
.sym 2780 KEYBOARD.ram_adr[8]
.sym 2781 KEYBOARD.ram_adr[4]
.sym 2872 KEYBOARD.init_ram_cnt[1]
.sym 2873 KEYBOARD.row_counter[0]
.sym 2874 KEYBOARD.row_counter[1]
.sym 2875 KEYBOARD.init_ram_cnt[8]
.sym 2884 KEYBOARD.init_ram_cnt[0]
.sym 2885 $abc$51270$n2193
.sym 2886 KEYBOARD.init_ram_cnt[8]
.sym 2887 $false
.sym 2890 KEYBOARD.init_ram_cnt[2]
.sym 2891 $abc$51270$n2199
.sym 2892 KEYBOARD.init_ram_cnt[8]
.sym 2893 $false
.sym 2906 $abc$51270$n1398
.sym 2907 CLK$2$2
.sym 2908 $false
.sym 2909 $abc$51270$n2324
.sym 2910 I2C_HID_DESC.real_adress[7]
.sym 2911 I2C_HID_DESC.real_adress[1]
.sym 2912 I2C_HID_DESC.real_adress[4]
.sym 2913 I2C_HID_DESC.real_adress[5]
.sym 2914 I2C_HID_DESC.real_adress[2]
.sym 2915 I2C_HID_DESC.real_adress[6]
.sym 2916 I2C_HID_DESC.real_adress[0]
.sym 2995 KEYBOARD.init_ram_cnt[7]
.sym 2996 $false
.sym 2997 $false
.sym 2998 $false
.sym 3019 KEYBOARD.init_ram_cnt[6]
.sym 3020 $false
.sym 3021 $false
.sym 3022 $false
.sym 3037 KEYBOARD.init_ram_cnt[5]
.sym 3038 $false
.sym 3039 $false
.sym 3040 $false
.sym 3041 $abc$51270$n1398
.sym 3042 CLK$2$2
.sym 3043 KEYBOARD.init_ram_cnt[8]
.sym 3046 $abc$51270$n2348
.sym 3047 $abc$51270$n1050
.sym 3048 $abc$51270$n2466
.sym 3049 $abc$51270$n2451
.sym 3050 $abc$51270$n2468
.sym 3051 $abc$51270$n10
.sym 3092 $true
.sym 3129 KEYBOARD.init_ram_cnt[0]$2
.sym 3130 $false
.sym 3131 KEYBOARD.init_ram_cnt[0]
.sym 3132 $false
.sym 3133 $false
.sym 3135 $auto$alumacc.cc:474:replace_alu$9638.C[2]
.sym 3137 $false
.sym 3138 KEYBOARD.init_ram_cnt[1]
.sym 3141 $auto$alumacc.cc:474:replace_alu$9638.C[3]
.sym 3142 $false
.sym 3143 $false
.sym 3144 KEYBOARD.init_ram_cnt[2]
.sym 3145 $auto$alumacc.cc:474:replace_alu$9638.C[2]
.sym 3147 $auto$alumacc.cc:474:replace_alu$9638.C[4]
.sym 3148 $false
.sym 3149 $false
.sym 3150 KEYBOARD.init_ram_cnt[3]
.sym 3151 $auto$alumacc.cc:474:replace_alu$9638.C[3]
.sym 3153 $auto$alumacc.cc:474:replace_alu$9638.C[5]
.sym 3154 $false
.sym 3155 $false
.sym 3156 KEYBOARD.init_ram_cnt[4]
.sym 3157 $auto$alumacc.cc:474:replace_alu$9638.C[4]
.sym 3159 $auto$alumacc.cc:474:replace_alu$9638.C[6]
.sym 3160 $false
.sym 3161 $false
.sym 3162 KEYBOARD.init_ram_cnt[5]
.sym 3163 $auto$alumacc.cc:474:replace_alu$9638.C[5]
.sym 3165 $auto$alumacc.cc:474:replace_alu$9638.C[7]
.sym 3166 $false
.sym 3167 $false
.sym 3168 KEYBOARD.init_ram_cnt[6]
.sym 3169 $auto$alumacc.cc:474:replace_alu$9638.C[6]
.sym 3171 $auto$alumacc.cc:474:replace_alu$9638.C[8]
.sym 3172 $false
.sym 3173 $false
.sym 3174 KEYBOARD.init_ram_cnt[7]
.sym 3175 $auto$alumacc.cc:474:replace_alu$9638.C[7]
.sym 3176 $abc$51270$n1388
.sym 3177 CLK$2$2
.sym 3178 $abc$51270$n35$2
.sym 3181 $auto$alumacc.cc:474:replace_alu$9650.C[2]
.sym 3182 $abc$51270$n2467
.sym 3183 $abc$51270$n2465
.sym 3184 UART.tx_bit_counter[0]
.sym 3185 UART.tx_bit_counter[2]
.sym 3186 UART.tx_bit_counter[3]
.sym 3265 $false
.sym 3266 $false
.sym 3267 KEYBOARD.init_ram_cnt[8]
.sym 3268 $auto$alumacc.cc:474:replace_alu$9638.C[8]
.sym 3301 $false
.sym 3302 $false
.sym 3303 KEYBOARD.init_ram_cnt[0]
.sym 3304 $false
.sym 3311 $abc$51270$n1388
.sym 3312 CLK$2$2
.sym 3313 $abc$51270$n35$2
.sym 3314 $abc$51270$n217
.sym 3315 $abc$51270$n892
.sym 3316 $abc$51270$n891
.sym 3317 $abc$51270$n25
.sym 3318 $abc$51270$n2384
.sym 3319 $abc$51270$n2463
.sym 3320 $abc$51270$n2383
.sym 3321 UART.tx_bit_counter[1]
.sym 3400 $abc$51270$n889
.sym 3401 UART.tx_activity
.sym 3402 $false
.sym 3403 $false
.sym 3406 $abc$51270$n888
.sym 3407 $abc$51270$n891
.sym 3408 $abc$51270$n893
.sym 3409 I2C.FLT_SCL.RESET
.sym 3418 I2C.FLT_SCL.RESET
.sym 3419 $abc$51270$n893
.sym 3420 $false
.sym 3421 $false
.sym 3430 KEYBOARD.init_ram_cnt[8]
.sym 3431 $abc$51270$n896_1
.sym 3432 KEYBOARD.init_ram_cnt[0]
.sym 3433 I2C.FLT_SCL.RESET
.sym 3442 KEYBOARD.init_ram_cnt[1]
.sym 3443 $false
.sym 3444 $false
.sym 3445 $false
.sym 3446 $abc$51270$n1387
.sym 3447 CLK$2$2
.sym 3448 $abc$51270$n35$2
.sym 3449 $abc$51270$n871
.sym 3450 $abc$51270$n1916
.sym 3451 $abc$51270$n782
.sym 3452 $abc$51270$n1198
.sym 3453 $abc$51270$n783
.sym 3454 $6\report_data_wadr[7:0][0]
.sym 3456 report_data_wadr[0]
.sym 3547 UART.TX_sig_last
.sym 3548 UART_WR
.sym 3549 UART.tx_activity
.sym 3550 $false
.sym 3559 $abc$51270$n10
.sym 3560 $false
.sym 3561 $false
.sym 3562 $false
.sym 3565 $abc$51270$n891
.sym 3566 $abc$51270$n889
.sym 3567 $abc$51270$n893
.sym 3568 $false
.sym 3577 UART_WR
.sym 3578 $false
.sym 3579 $false
.sym 3580 $false
.sym 3581 I2C.FLT_SCL.RESET
.sym 3582 CLK$2$2
.sym 3583 $false
.sym 3584 $abc$51270$n2521
.sym 3585 $abc$51270$n2416
.sym 3586 $abc$51270$n1208
.sym 3587 $abc$51270$n1219
.sym 3588 $abc$51270$n1210_1
.sym 3589 $abc$51270$n1209
.sym 3590 $abc$51270$n1216
.sym 3591 $abc$51270$n867
.sym 3688 $abc$51270$n8
.sym 3689 $false
.sym 3690 $false
.sym 3691 $false
.sym 3706 $abc$51270$n687
.sym 3707 int_tmr[1]
.sym 3708 $false
.sym 3709 $false
.sym 3716 $abc$51270$n867
.sym 3717 CLK$2$2
.sym 3718 $abc$51270$n35$2
.sym 3719 $abc$51270$n2577
.sym 3724 init_ram_cnt[1]
.sym 3726 init_ram_cnt[0]
.sym 3805 $abc$51270$n749
.sym 3806 $abc$51270$n751
.sym 3807 $abc$51270$n752
.sym 3808 $false
.sym 3811 int_tmr[4]
.sym 3812 int_tmr[5]
.sym 3813 int_tmr[6]
.sym 3814 int_tmr[7]
.sym 3817 int_tmr[0]
.sym 3818 int_tmr[1]
.sym 3819 int_tmr[2]
.sym 3820 int_tmr[3]
.sym 3823 $abc$51270$n687
.sym 3824 $13\int_tmr[14:0][4]
.sym 3825 $false
.sym 3826 $false
.sym 3829 $abc$51270$n687
.sym 3830 $13\int_tmr[14:0][5]
.sym 3831 $false
.sym 3832 $false
.sym 3835 $abc$51270$n687
.sym 3836 $13\int_tmr[14:0][6]
.sym 3837 $false
.sym 3838 $false
.sym 3841 $abc$51270$n687
.sym 3842 $13\int_tmr[14:0][7]
.sym 3843 $false
.sym 3844 $false
.sym 3847 $abc$51270$n687
.sym 3848 $13\int_tmr[14:0][2]
.sym 3849 $false
.sym 3850 $false
.sym 3851 $abc$51270$n871$2
.sym 3852 CLK$2$2
.sym 3853 $abc$51270$n35$2
.sym 3855 int_tmr[0]
.sym 3857 int_tmr[3]
.sym 3902 $true
.sym 3939 int_tmr[0]$2
.sym 3940 $false
.sym 3941 int_tmr[0]
.sym 3942 $false
.sym 3943 $false
.sym 3945 $auto$alumacc.cc:474:replace_alu$9591.C[2]
.sym 3947 $false
.sym 3948 int_tmr[1]
.sym 3951 $auto$alumacc.cc:474:replace_alu$9591.C[3]
.sym 3952 $false
.sym 3953 $false
.sym 3954 int_tmr[2]
.sym 3955 $auto$alumacc.cc:474:replace_alu$9591.C[2]
.sym 3957 $auto$alumacc.cc:474:replace_alu$9591.C[4]
.sym 3958 $false
.sym 3959 $false
.sym 3960 int_tmr[3]
.sym 3961 $auto$alumacc.cc:474:replace_alu$9591.C[3]
.sym 3963 $auto$alumacc.cc:474:replace_alu$9591.C[5]
.sym 3964 $false
.sym 3965 $false
.sym 3966 int_tmr[4]
.sym 3967 $auto$alumacc.cc:474:replace_alu$9591.C[4]
.sym 3969 $auto$alumacc.cc:474:replace_alu$9591.C[6]
.sym 3970 $false
.sym 3971 $false
.sym 3972 int_tmr[5]
.sym 3973 $auto$alumacc.cc:474:replace_alu$9591.C[5]
.sym 3975 $auto$alumacc.cc:474:replace_alu$9591.C[7]
.sym 3976 $false
.sym 3977 $false
.sym 3978 int_tmr[6]
.sym 3979 $auto$alumacc.cc:474:replace_alu$9591.C[6]
.sym 3981 $auto$alumacc.cc:474:replace_alu$9591.C[8]
.sym 3982 $false
.sym 3983 $false
.sym 3984 int_tmr[7]
.sym 3985 $auto$alumacc.cc:474:replace_alu$9591.C[7]
.sym 3989 $abc$51270$n750
.sym 3990 $abc$51270$n749
.sym 3991 int_tmr[13]
.sym 3992 int_tmr[12]
.sym 3993 int_tmr[9]
.sym 3994 int_tmr[10]
.sym 3995 int_tmr[14]
.sym 3996 int_tmr[11]
.sym 4037 $auto$alumacc.cc:474:replace_alu$9591.C[8]
.sym 4074 $auto$alumacc.cc:474:replace_alu$9591.C[9]
.sym 4075 $false
.sym 4076 $false
.sym 4077 int_tmr[8]
.sym 4078 $auto$alumacc.cc:474:replace_alu$9591.C[8]
.sym 4080 $auto$alumacc.cc:474:replace_alu$9591.C[10]
.sym 4081 $false
.sym 4082 $false
.sym 4083 int_tmr[9]
.sym 4084 $auto$alumacc.cc:474:replace_alu$9591.C[9]
.sym 4086 $auto$alumacc.cc:474:replace_alu$9591.C[11]
.sym 4087 $false
.sym 4088 $false
.sym 4089 int_tmr[10]
.sym 4090 $auto$alumacc.cc:474:replace_alu$9591.C[10]
.sym 4092 $auto$alumacc.cc:474:replace_alu$9591.C[12]
.sym 4093 $false
.sym 4094 $false
.sym 4095 int_tmr[11]
.sym 4096 $auto$alumacc.cc:474:replace_alu$9591.C[11]
.sym 4098 $auto$alumacc.cc:474:replace_alu$9591.C[13]
.sym 4099 $false
.sym 4100 $false
.sym 4101 int_tmr[12]
.sym 4102 $auto$alumacc.cc:474:replace_alu$9591.C[12]
.sym 4104 $auto$alumacc.cc:474:replace_alu$9591.C[14]
.sym 4105 $false
.sym 4106 $false
.sym 4107 int_tmr[13]
.sym 4108 $auto$alumacc.cc:474:replace_alu$9591.C[13]
.sym 4111 $false
.sym 4112 $false
.sym 4113 int_tmr[14]
.sym 4114 $auto$alumacc.cc:474:replace_alu$9591.C[14]
.sym 4117 $abc$51270$n687
.sym 4118 $13\int_tmr[14:0][8]
.sym 4119 $false
.sym 4120 $false
.sym 4121 $abc$51270$n871$2
.sym 4122 CLK$2$2
.sym 4123 $abc$51270$n35$2
.sym 4212 $false
.sym 4214 KEYBOARD.ROWS_EN[15]
.sym 4237 KEYBOARD.kbd_code_hid[0]
.sym 4238 KEYBOARD.kbd_code_hid[1]
.sym 4239 KEYBOARD.kbd_code_hid[2]
.sym 4240 KEYBOARD.kbd_code_hid[3]
.sym 4241 KEYBOARD.kbd_code_hid[4]
.sym 4242 KEYBOARD.kbd_code_hid[5]
.sym 4243 KEYBOARD.kbd_code_hid[6]
.sym 4244 KEYBOARD.kbd_code_hid[7]
.sym 4312 $abc$51270$n697
.sym 4313 $abc$51270$n29
.sym 4314 $abc$51270$n1447
.sym 4315 KEYBOARD.is_pressed
.sym 4318 $abc$51270$n697
.sym 4319 $abc$51270$n1447
.sym 4320 $false
.sym 4321 $false
.sym 4336 $false
.sym 4337 $abc$51270$n396
.sym 4338 $false
.sym 4339 $false
.sym 4342 $abc$51270$n2274
.sym 4343 $abc$51270$n2265
.sym 4344 $false
.sym 4345 $false
.sym 4348 $abc$51270$n2274
.sym 4349 $abc$51270$n2212
.sym 4350 $false
.sym 4351 $false
.sym 4354 $abc$51270$n2274
.sym 4355 $false
.sym 4356 $false
.sym 4357 $false
.sym 4358 $abc$51270$n1418$2
.sym 4359 CLK$2$2
.sym 4360 $abc$51270$n29
.sym 4437 $true
.sym 4474 I2C.FLT_SDA.counter[0]$2
.sym 4475 $false
.sym 4476 I2C.FLT_SDA.counter[0]
.sym 4477 $false
.sym 4478 $false
.sym 4480 $auto$alumacc.cc:474:replace_alu$9626.C[2]
.sym 4482 I2C.FLT_SDA.counter[1]
.sym 4483 $true$2
.sym 4487 $false
.sym 4488 I2C.FLT_SDA.counter[2]
.sym 4489 $false
.sym 4490 $auto$alumacc.cc:474:replace_alu$9626.C[2]
.sym 4493 $abc$51270$n2274
.sym 4494 $abc$51270$n2206
.sym 4495 $false
.sym 4496 $false
.sym 4499 $abc$51270$n2274
.sym 4500 $abc$51270$n394
.sym 4501 $false
.sym 4502 $false
.sym 4505 $abc$51270$n2274
.sym 4506 $abc$51270$n383
.sym 4507 $false
.sym 4508 $false
.sym 4511 $abc$51270$n2274
.sym 4512 $abc$51270$n2210
.sym 4513 $false
.sym 4514 $false
.sym 4517 $abc$51270$n2274
.sym 4518 $abc$51270$n2208
.sym 4519 $false
.sym 4520 $false
.sym 4521 $abc$51270$n1418$2
.sym 4522 CLK$2$2
.sym 4523 $abc$51270$n29
.sym 4524 KEYBOARD.RAM.r_data[0]
.sym 4526 KEYBOARD.RAM.r_data[1]
.sym 4528 KEYBOARD.RAM.r_data[2]
.sym 4530 KEYBOARD.RAM.r_data[3]
.sym 4598 KEYBOARD.temp[3]
.sym 4599 KEYBOARD.RAM.r_data[3]
.sym 4600 $abc$51270$n700
.sym 4601 $false
.sym 4604 $abc$51270$n383
.sym 4605 $abc$51270$n396
.sym 4606 $abc$51270$n394
.sym 4607 $false
.sym 4610 KEYBOARD.temp[2]
.sym 4611 $abc$51270$n701
.sym 4612 $false
.sym 4613 $false
.sym 4616 $abc$51270$n721
.sym 4617 KEYBOARD.temp[1]
.sym 4618 $abc$51270$n383
.sym 4619 $abc$51270$n394
.sym 4622 $abc$51270$n396
.sym 4623 $abc$51270$n394
.sym 4624 $abc$51270$n383
.sym 4625 $false
.sym 4628 KEYBOARD.temp[2]
.sym 4629 KEYBOARD.RAM.r_data[2]
.sym 4630 $abc$51270$n701
.sym 4631 $abc$51270$n700
.sym 4634 $abc$51270$n1446
.sym 4635 $abc$51270$n1445_1
.sym 4636 $abc$51270$n718
.sym 4637 $false
.sym 4640 $abc$51270$n698
.sym 4641 $abc$51270$n1335
.sym 4642 $false
.sym 4643 $false
.sym 4644 $abc$51270$n1417
.sym 4645 CLK$2$2
.sym 4646 $abc$51270$n33$2
.sym 4647 KEYBOARD.RAM.r_data[4]
.sym 4649 KEYBOARD.RAM.r_data[5]
.sym 4651 KEYBOARD.RAM.r_data[6]
.sym 4653 KEYBOARD.RAM.r_data[7]
.sym 4721 $abc$51270$n27
.sym 4722 KEYBOARD.kbd_code_hid[5]
.sym 4723 $false
.sym 4724 $false
.sym 4727 KEYBOARD.temp[7]
.sym 4728 KEYBOARD.RAM.r_data[7]
.sym 4729 $abc$51270$n700
.sym 4730 $false
.sym 4733 $abc$51270$n2315
.sym 4734 $false
.sym 4735 $false
.sym 4736 $false
.sym 4739 $abc$51270$n2314
.sym 4740 $false
.sym 4741 $false
.sym 4742 $false
.sym 4745 $abc$51270$n2317
.sym 4746 $false
.sym 4747 $false
.sym 4748 $false
.sym 4751 $abc$51270$n2316
.sym 4752 $false
.sym 4753 $false
.sym 4754 $false
.sym 4757 $abc$51270$n2311
.sym 4758 $false
.sym 4759 $false
.sym 4760 $false
.sym 4763 $abc$51270$n2313
.sym 4764 $false
.sym 4765 $false
.sym 4766 $false
.sym 4767 $abc$51270$n1258
.sym 4768 CLK$2$2
.sym 4769 $abc$51270$n35$2
.sym 4844 KEYBOARD.report[4][0]
.sym 4845 $abc$51270$n1121
.sym 4846 $abc$51270$n1120
.sym 4847 $false
.sym 4850 KEYBOARD.report[1][4]
.sym 4851 KEYBOARD.report[5][4]
.sym 4852 $abc$51270$n260
.sym 4853 $abc$51270$n1114
.sym 4856 KEYBOARD.kbd_code_hid[0]
.sym 4857 KEYBOARD.report[4][0]
.sym 4858 KEYBOARD.kbd_code_hid[2]
.sym 4859 KEYBOARD.report[4][2]
.sym 4862 $abc$51270$n27
.sym 4863 KEYBOARD.kbd_code_hid[2]
.sym 4864 $false
.sym 4865 $false
.sym 4868 $false
.sym 4869 wr_cnt[0]
.sym 4870 $false
.sym 4871 $false
.sym 4874 $abc$51270$n2311
.sym 4875 $false
.sym 4876 $false
.sym 4877 $false
.sym 4886 $abc$51270$n2315
.sym 4887 $false
.sym 4888 $false
.sym 4889 $false
.sym 4890 $abc$51270$n1325
.sym 4891 CLK$2$2
.sym 4892 $abc$51270$n35$2
.sym 4929 $true
.sym 4966 I2C.byte_counter[5]$2
.sym 4967 $false
.sym 4968 I2C.byte_counter[5]
.sym 4969 $false
.sym 4970 $false
.sym 4972 $auto$alumacc.cc:474:replace_alu$9629.C[7]
.sym 4974 $false
.sym 4975 I2C.byte_counter[6]
.sym 4979 $false
.sym 4980 $false
.sym 4981 I2C.byte_counter[7]
.sym 4982 $auto$alumacc.cc:474:replace_alu$9629.C[7]
.sym 4985 $abc$51270$n253
.sym 4986 $abc$51270$n260
.sym 4987 wr_cnt[0]
.sym 4988 wr_cnt[1]
.sym 4991 KEYBOARD.row_counter[0]
.sym 4992 $abc$51270$n2193
.sym 4993 $abc$51270$n1001
.sym 4994 $false
.sym 4997 $abc$51270$n2317
.sym 4998 $false
.sym 4999 $false
.sym 5000 $false
.sym 5003 $abc$51270$n2315
.sym 5004 $false
.sym 5005 $false
.sym 5006 $false
.sym 5009 $abc$51270$n2313
.sym 5010 $false
.sym 5011 $false
.sym 5012 $false
.sym 5013 $abc$51270$n1374
.sym 5014 CLK$2$2
.sym 5015 $abc$51270$n35$2
.sym 5016 I2C_HID_DESC.VAL[0]
.sym 5017 I2C_HID_DESC.VAL[1]
.sym 5018 I2C_HID_DESC.VAL[2]
.sym 5019 I2C_TX_DESC[3]
.sym 5020 I2C_TX_DESC[4]
.sym 5021 I2C_TX_DESC[5]
.sym 5022 I2C_TX_DESC[6]
.sym 5023 I2C_TX_DESC[7]
.sym 5052 $true
.sym 5089 $abc$51270$n2451$2
.sym 5090 $false
.sym 5091 $abc$51270$n2451
.sym 5092 $false
.sym 5093 $false
.sym 5095 $auto$alumacc.cc:474:replace_alu$9509.C[2]
.sym 5097 $false
.sym 5098 $abc$51270$n2383
.sym 5101 $auto$alumacc.cc:474:replace_alu$9509.C[3]
.sym 5103 $false
.sym 5104 $abc$51270$n2466
.sym 5107 $abc$51270$n2192$2
.sym 5109 $false
.sym 5110 $abc$51270$n2468
.sym 5117 $abc$51270$n2192$2
.sym 5120 $false
.sym 5121 $false
.sym 5122 $false
.sym 5123 $false
.sym 5126 KEYBOARD.init_ram_cnt[8]
.sym 5127 $false
.sym 5128 $false
.sym 5129 $false
.sym 5132 KEYBOARD.init_ram_cnt[4]
.sym 5133 $false
.sym 5134 $false
.sym 5135 $false
.sym 5136 $abc$51270$n1398
.sym 5137 CLK$2$2
.sym 5138 KEYBOARD.init_ram_cnt[8]
.sym 5213 $false
.sym 5214 $false
.sym 5215 I2C.byte_counter[0]
.sym 5216 $false
.sym 5219 I2C.byte_counter[7]
.sym 5220 $abc$51270$n2330
.sym 5221 I2C_OUTPUT_TYPE[1]
.sym 5222 I2C_OUTPUT_TYPE[0]
.sym 5225 I2C.byte_counter[1]
.sym 5226 $false
.sym 5227 $false
.sym 5228 $false
.sym 5231 I2C.byte_counter[4]
.sym 5232 $false
.sym 5233 $false
.sym 5234 $false
.sym 5237 I2C_OUTPUT_TYPE[1]
.sym 5238 I2C_OUTPUT_TYPE[0]
.sym 5239 I2C.byte_counter[5]
.sym 5240 $false
.sym 5243 I2C.byte_counter[2]
.sym 5244 $false
.sym 5245 $false
.sym 5246 $false
.sym 5249 I2C_OUTPUT_TYPE[1]
.sym 5250 I2C_OUTPUT_TYPE[0]
.sym 5251 I2C.byte_counter[5]
.sym 5252 I2C.byte_counter[6]
.sym 5255 I2C.byte_counter[0]
.sym 5256 $abc$51270$n2324
.sym 5257 I2C_OUTPUT_TYPE[1]
.sym 5258 I2C_OUTPUT_TYPE[0]
.sym 5259 $abc$51270$n1420
.sym 5260 CLK$2$2
.sym 5261 $abc$51270$n35$2
.sym 5262 REPORT_DATA.r_data[0]
.sym 5264 REPORT_DATA.r_data[1]
.sym 5266 REPORT_DATA.r_data[2]
.sym 5268 REPORT_DATA.r_data[3]
.sym 5298 $true
.sym 5335 $abc$51270$n2451$3
.sym 5336 $false
.sym 5337 $abc$51270$n2451
.sym 5338 $false
.sym 5339 $false
.sym 5341 $auto$alumacc.cc:474:replace_alu$9576.C[2]
.sym 5343 $false
.sym 5344 $abc$51270$n2383
.sym 5348 $false
.sym 5349 $false
.sym 5350 $abc$51270$n2466
.sym 5351 $auto$alumacc.cc:474:replace_alu$9576.C[2]
.sym 5354 REPORT_DATA.r_data[3]
.sym 5355 I2C_TX_DESC[3]
.sym 5356 I2C_OUT_DESC_MASK[3]
.sym 5357 $false
.sym 5360 $abc$51270$n2465
.sym 5361 $false
.sym 5362 $false
.sym 5363 $false
.sym 5366 $abc$51270$n2384
.sym 5367 $false
.sym 5368 $false
.sym 5369 $false
.sym 5372 $abc$51270$n2467
.sym 5373 $false
.sym 5374 $false
.sym 5375 $false
.sym 5378 $abc$51270$n2192
.sym 5379 $abc$51270$n683
.sym 5380 $abc$51270$n678
.sym 5381 UART.tx_activity
.sym 5382 $abc$51270$n1231
.sym 5383 CLK$2$2
.sym 5384 $false
.sym 5385 REPORT_DATA.r_data[4]
.sym 5387 REPORT_DATA.r_data[5]
.sym 5389 REPORT_DATA.r_data[6]
.sym 5391 REPORT_DATA.r_data[7]
.sym 5421 $true
.sym 5458 UART.tx_bit_counter[0]$2
.sym 5459 $false
.sym 5460 UART.tx_bit_counter[0]
.sym 5461 $false
.sym 5462 $false
.sym 5464 $auto$alumacc.cc:474:replace_alu$9650.C[2]$2
.sym 5466 UART.tx_bit_counter[1]
.sym 5467 $true$2
.sym 5470 $auto$alumacc.cc:474:replace_alu$9650.C[3]
.sym 5472 UART.tx_bit_counter[2]
.sym 5473 $true$2
.sym 5474 $auto$alumacc.cc:474:replace_alu$9650.C[2]$2
.sym 5477 $false
.sym 5478 UART.tx_bit_counter[3]
.sym 5479 $false
.sym 5480 $auto$alumacc.cc:474:replace_alu$9650.C[3]
.sym 5483 $false
.sym 5484 UART.tx_bit_counter[2]
.sym 5485 $false
.sym 5486 $auto$alumacc.cc:474:replace_alu$9650.C[2]
.sym 5489 $abc$51270$n2384
.sym 5490 $false
.sym 5491 $false
.sym 5492 $false
.sym 5495 $abc$51270$n2465
.sym 5496 $false
.sym 5497 $false
.sym 5498 $false
.sym 5501 $abc$51270$n2467
.sym 5502 $false
.sym 5503 $false
.sym 5504 $false
.sym 5505 $abc$51270$n1231
.sym 5506 CLK$2$2
.sym 5507 $abc$51270$n25
.sym 5582 i2c_input_data_type[1]
.sym 5583 $false
.sym 5584 $false
.sym 5585 $false
.sym 5588 UART.tx_bit_counter[0]
.sym 5589 UART.tx_bit_counter[1]
.sym 5590 UART.tx_bit_counter[2]
.sym 5591 UART.tx_activity
.sym 5594 UART.tx_bit_counter[3]
.sym 5595 $abc$51270$n892
.sym 5596 $false
.sym 5597 $false
.sym 5600 UART.tx_activity
.sym 5601 $false
.sym 5602 $false
.sym 5603 $false
.sym 5606 $false
.sym 5607 UART.tx_bit_counter[0]
.sym 5608 $false
.sym 5609 $false
.sym 5612 i2c_input_data_type[2]
.sym 5613 $false
.sym 5614 $false
.sym 5615 $false
.sym 5618 UART.tx_bit_counter[0]
.sym 5619 UART.tx_bit_counter[1]
.sym 5620 $false
.sym 5621 $false
.sym 5624 $abc$51270$n2383
.sym 5625 $false
.sym 5626 $false
.sym 5627 $false
.sym 5628 $abc$51270$n1231
.sym 5629 CLK$2$2
.sym 5630 $abc$51270$n25
.sym 5705 $abc$51270$n782
.sym 5706 $abc$51270$n785
.sym 5707 $false
.sym 5708 $false
.sym 5711 $false
.sym 5712 init_ram_cnt[0]
.sym 5713 $false
.sym 5714 $false
.sym 5717 $abc$51270$n783
.sym 5718 $abc$51270$n763
.sym 5719 $abc$51270$n761
.sym 5720 $abc$51270$n765
.sym 5723 $abc$51270$n22
.sym 5724 $abc$51270$n1916
.sym 5725 $false
.sym 5726 $false
.sym 5729 $abc$51270$n748
.sym 5730 UART_WR
.sym 5731 $false
.sym 5732 $false
.sym 5735 $false
.sym 5736 wr_cnt[0]
.sym 5737 $false
.sym 5738 $false
.sym 5747 $abc$51270$n758
.sym 5748 $6\report_data_wadr[7:0][0]
.sym 5749 $abc$51270$n1197
.sym 5750 $abc$51270$n1198
.sym 5751 $abc$51270$n950$2
.sym 5752 CLK$2$2
.sym 5753 $false
.sym 5828 ring_wr[3]
.sym 5829 $abc$51270$n1219
.sym 5830 $false
.sym 5831 $false
.sym 5834 $abc$51270$n1210_1
.sym 5835 $abc$51270$n1209
.sym 5836 ring_wr[0]
.sym 5837 $abc$51270$n1211
.sym 5840 $abc$51270$n690
.sym 5841 $abc$51270$n1209
.sym 5842 $abc$51270$n1211
.sym 5843 ring_wr[0]
.sym 5846 $abc$51270$n1211
.sym 5847 wr_cnt[2]
.sym 5848 ring_wr[1]
.sym 5849 $false
.sym 5852 wr_cnt[2]
.sym 5853 ring_wr[1]
.sym 5854 ring_wr[0]
.sym 5855 wr_cnt[1]
.sym 5858 ring_wr[1]
.sym 5859 wr_cnt[2]
.sym 5860 $abc$51270$n1210_1
.sym 5861 $false
.sym 5864 $abc$51270$n2416
.sym 5865 $abc$51270$n2414
.sym 5866 $false
.sym 5867 $false
.sym 5870 $abc$51270$n784
.sym 5871 $abc$51270$n782
.sym 5872 $abc$51270$n785
.sym 5873 $false
.sym 5951 $abc$51270$n2193
.sym 5952 $abc$51270$n2199
.sym 5953 KEYBOARD.row_counter[0]
.sym 5954 KEYBOARD.row_counter[1]
.sym 5981 init_ram_cnt[1]
.sym 5982 init_ram_cnt[0]
.sym 5983 $false
.sym 5984 $false
.sym 5993 $false
.sym 5994 $false
.sym 5995 init_ram_cnt[0]
.sym 5996 $false
.sym 5997 $abc$51270$n764
.sym 5998 CLK$2$2
.sym 5999 $abc$51270$n35$2
.sym 6080 $abc$51270$n687
.sym 6081 $13\int_tmr[14:0][0]
.sym 6082 $false
.sym 6083 $false
.sym 6092 $abc$51270$n687
.sym 6093 $13\int_tmr[14:0][3]
.sym 6094 $false
.sym 6095 $false
.sym 6120 $abc$51270$n871$2
.sym 6121 CLK$2$2
.sym 6122 $abc$51270$n35$2
.sym 6197 int_tmr[8]
.sym 6198 int_tmr[9]
.sym 6199 int_tmr[10]
.sym 6200 int_tmr[11]
.sym 6203 $abc$51270$n750
.sym 6204 int_tmr[12]
.sym 6205 int_tmr[13]
.sym 6206 int_tmr[14]
.sym 6209 $abc$51270$n687
.sym 6210 $13\int_tmr[14:0][13]
.sym 6211 $false
.sym 6212 $false
.sym 6215 $abc$51270$n687
.sym 6216 $13\int_tmr[14:0][12]
.sym 6217 $false
.sym 6218 $false
.sym 6221 $abc$51270$n687
.sym 6222 $13\int_tmr[14:0][9]
.sym 6223 $false
.sym 6224 $false
.sym 6227 $abc$51270$n687
.sym 6228 $13\int_tmr[14:0][10]
.sym 6229 $false
.sym 6230 $false
.sym 6233 $abc$51270$n687
.sym 6234 $13\int_tmr[14:0][14]
.sym 6235 $false
.sym 6236 $false
.sym 6239 $abc$51270$n687
.sym 6240 $13\int_tmr[14:0][11]
.sym 6241 $false
.sym 6242 $false
.sym 6243 $abc$51270$n871$2
.sym 6244 CLK$2$2
.sym 6245 $abc$51270$n35$2
.sym 6346 $abc$51270$n713
.sym 6347 $abc$51270$n702
.sym 6348 $abc$51270$n697
.sym 6349 $abc$51270$n712
.sym 6350 $abc$51270$n703
.sym 6351 $abc$51270$n707
.sym 6352 KEYBOARD.report[2][5]
.sym 6353 KEYBOARD.report[2][2]
.sym 6418 KBD_COLUMNS[0]$2
.sym 6420 KBD_COLUMNS[1]$2
.sym 6422 $abc$51270$n1344
.sym 6423 $abc$51270$n698
.sym 6424 $abc$51270$n1339
.sym 6425 $abc$51270$n2208
.sym 6426 KEYBOARD.temp[1]
.sym 6427 KEYBOARD.temp[3]
.sym 6428 KEYBOARD.temp[6]
.sym 6429 KEYBOARD.temp[0]
.sym 6438 $false
.sym 6439 $false
.sym 6440 $false
.sym 6441 $false
.sym 6442 $false
.sym 6443 $false
.sym 6444 $false
.sym 6445 $false
.sym 6446 $false
.sym 6447 $false
.sym 6448 $false
.sym 6449 $false
.sym 6450 $false$2
.sym 6451 $false
.sym 6452 $false
.sym 6453 $false
.sym 6454 $false
.sym 6455 $false
.sym 6456 $false
.sym 6457 $false
.sym 6458 $false
.sym 6459 $false
.sym 6560 $abc$51270$n718
.sym 6561 $abc$51270$n720
.sym 6562 $abc$51270$n1446
.sym 6563 $abc$51270$n2312
.sym 6564 $abc$51270$n2317
.sym 6565 KEYBOARD.report[3][4]
.sym 6566 KEYBOARD.report[3][5]
.sym 6567 KEYBOARD.report[3][1]
.sym 6576 KEYBOARD.kbd_code[0]
.sym 6577 KEYBOARD.kbd_code[1]
.sym 6578 $false
.sym 6579 KEYBOARD.kbd_code[2]
.sym 6580 KEYBOARD.kbd_code[3]
.sym 6581 KEYBOARD.kbd_code[4]
.sym 6582 KEYBOARD.kbd_code[5]
.sym 6583 KEYBOARD.kbd_code[6]
.sym 6584 KEYBOARD.kbd_code[7]
.sym 6585 $false
.sym 6586 $false
.sym 6587 CLK$2$2
.sym 6588 $true
.sym 6589 $true$2
.sym 6590 $false
.sym 6591 $false
.sym 6592 $false
.sym 6593 $false
.sym 6594 $false
.sym 6595 $false
.sym 6596 $false
.sym 6597 $false
.sym 6662 $abc$51270$n1417
.sym 6663 $abc$51270$n1342
.sym 6664 $abc$51270$n933
.sym 6665 $abc$51270$n1333
.sym 6666 $abc$51270$n1145
.sym 6667 KEYBOARD.temp[5]
.sym 6668 KEYBOARD.temp[7]
.sym 6669 KEYBOARD.temp[4]
.sym 6670 $undef
.sym 6671 $undef
.sym 6672 $undef
.sym 6673 $undef
.sym 6674 $undef
.sym 6675 $undef
.sym 6676 $undef
.sym 6677 $undef
.sym 6678 KEYBOARD.ram_adr[0]
.sym 6679 KEYBOARD.ram_adr[1]
.sym 6680 $false
.sym 6681 KEYBOARD.ram_adr[2]
.sym 6682 KEYBOARD.ram_adr[3]
.sym 6683 KEYBOARD.ram_adr[4]
.sym 6684 KEYBOARD.ram_adr[5]
.sym 6685 KEYBOARD.ram_adr[6]
.sym 6686 KEYBOARD.ram_adr[7]
.sym 6687 KEYBOARD.ram_adr[8]
.sym 6688 $false
.sym 6689 CLK$2$2
.sym 6690 KEYBOARD.ram_wr
.sym 6691 KEYBOARD.temp[0]
.sym 6692 $undef
.sym 6693 KEYBOARD.temp[1]
.sym 6694 $undef
.sym 6695 KEYBOARD.temp[2]
.sym 6696 $undef
.sym 6697 KEYBOARD.temp[3]
.sym 6698 $undef
.sym 6699 $true$2
.sym 6764 $abc$51270$n1112_1
.sym 6765 $abc$51270$n1113
.sym 6766 $abc$51270$n1173
.sym 6767 $abc$51270$n922
.sym 6768 $abc$51270$n1111
.sym 6769 $abc$51270$n1174
.sym 6770 KEYBOARD.report[4][5]
.sym 6771 KEYBOARD.report[4][1]
.sym 6772 $undef
.sym 6773 $undef
.sym 6774 $undef
.sym 6775 $undef
.sym 6776 $undef
.sym 6777 $undef
.sym 6778 $undef
.sym 6779 $undef
.sym 6780 KEYBOARD.ram_adr[0]
.sym 6781 KEYBOARD.ram_adr[1]
.sym 6782 $false
.sym 6783 KEYBOARD.ram_adr[2]
.sym 6784 KEYBOARD.ram_adr[3]
.sym 6785 KEYBOARD.ram_adr[4]
.sym 6786 KEYBOARD.ram_adr[5]
.sym 6787 KEYBOARD.ram_adr[6]
.sym 6788 KEYBOARD.ram_adr[7]
.sym 6789 KEYBOARD.ram_adr[8]
.sym 6790 $false
.sym 6791 CLK$2$2
.sym 6792 $true
.sym 6793 $true$2
.sym 6794 KEYBOARD.temp[5]
.sym 6795 $undef
.sym 6796 KEYBOARD.temp[6]
.sym 6797 $undef
.sym 6798 KEYBOARD.temp[7]
.sym 6799 $undef
.sym 6800 KEYBOARD.temp[4]
.sym 6801 $undef
.sym 6866 $abc$51270$n1117_1
.sym 6867 $abc$51270$n1121
.sym 6868 $abc$51270$n1463
.sym 6869 $abc$51270$n1114
.sym 6870 $abc$51270$n1514
.sym 6871 $abc$51270$n1115
.sym 6872 $abc$51270$n1148
.sym 6873 KEYBOARD.report[4][2]
.sym 6968 $abc$51270$n1144
.sym 6969 $abc$51270$n1141
.sym 6970 $abc$51270$n1146
.sym 6971 $abc$51270$n1398
.sym 6972 $abc$51270$n1116
.sym 6973 $abc$51270$n1125
.sym 6974 report_data_wr[0]
.sym 6975 report_data_wr[2]
.sym 7070 $abc$51270$n680
.sym 7071 $abc$51270$n1356
.sym 7072 $abc$51270$n1360
.sym 7073 $abc$51270$n1358
.sym 7074 $abc$51270$n1350
.sym 7075 KEYBOARD.report[1][5]
.sym 7076 KEYBOARD.report[1][1]
.sym 7077 KEYBOARD.report[1][0]
.sym 7086 $false
.sym 7087 $false
.sym 7088 $false
.sym 7089 $false
.sym 7090 $false
.sym 7091 $false
.sym 7092 $false
.sym 7093 $false
.sym 7094 $false
.sym 7095 $false
.sym 7096 $false
.sym 7097 $false
.sym 7098 $false$2
.sym 7099 $false
.sym 7100 $false
.sym 7101 $false
.sym 7102 $false
.sym 7103 $false
.sym 7104 $false
.sym 7105 $false
.sym 7106 $false
.sym 7107 $false
.sym 7172 $abc$51270$n1129
.sym 7173 $abc$51270$n1120
.sym 7174 $abc$51270$n678
.sym 7175 $abc$51270$n2362
.sym 7176 $abc$51270$n1130
.sym 7177 $abc$51270$n1048
.sym 7178 $abc$51270$n683
.sym 7179 KEYBOARD.ram_adr[3]
.sym 7188 I2C_HID_DESC.real_adress[0]
.sym 7189 I2C_HID_DESC.real_adress[1]
.sym 7190 $false
.sym 7191 I2C_HID_DESC.real_adress[2]
.sym 7192 I2C_HID_DESC.real_adress[3]
.sym 7193 I2C_HID_DESC.real_adress[4]
.sym 7194 I2C_HID_DESC.real_adress[5]
.sym 7195 I2C_HID_DESC.real_adress[6]
.sym 7196 I2C_HID_DESC.real_adress[7]
.sym 7197 $false
.sym 7198 $false
.sym 7199 CLK$2$2
.sym 7200 $true
.sym 7201 $true$2
.sym 7202 $false
.sym 7203 $false
.sym 7204 $false
.sym 7205 $false
.sym 7206 $false
.sym 7207 $false
.sym 7208 $false
.sym 7209 $false
.sym 7276 $abc$51270$n1058
.sym 7277 $abc$51270$n1056
.sym 7278 $abc$51270$n1467
.sym 7280 $abc$51270$n1388
.sym 7281 report_data_wr[1]
.sym 7282 $undef
.sym 7283 $undef
.sym 7284 $undef
.sym 7285 $undef
.sym 7286 $undef
.sym 7287 $undef
.sym 7288 $undef
.sym 7289 $undef
.sym 7290 report_data_wadr[0]
.sym 7291 report_data_wadr[1]
.sym 7292 $false
.sym 7293 report_data_wadr[2]
.sym 7294 report_data_wadr[3]
.sym 7295 report_data_wadr[4]
.sym 7296 report_data_wadr[5]
.sym 7297 report_data_wadr[6]
.sym 7298 report_data_wadr[7]
.sym 7299 $false
.sym 7300 $false
.sym 7301 CLK$2$2
.sym 7302 report_wr_en
.sym 7303 report_data_wr[0]
.sym 7304 $undef
.sym 7305 report_data_wr[1]
.sym 7306 $undef
.sym 7307 report_data_wr[2]
.sym 7308 $undef
.sym 7309 report_data_wr[3]
.sym 7310 $undef
.sym 7311 $true$2
.sym 7380 $abc$51270$n2425
.sym 7381 $abc$51270$n214
.sym 7382 $abc$51270$n218
.sym 7383 last_uart_active
.sym 7384 $undef
.sym 7385 $undef
.sym 7386 $undef
.sym 7387 $undef
.sym 7388 $undef
.sym 7389 $undef
.sym 7390 $undef
.sym 7391 $undef
.sym 7392 report_data_radr[0]
.sym 7393 report_data_radr[1]
.sym 7394 $false
.sym 7395 report_data_radr[2]
.sym 7396 report_data_radr[3]
.sym 7397 report_data_radr[4]
.sym 7398 report_data_radr[5]
.sym 7399 report_data_radr[6]
.sym 7400 report_data_radr[7]
.sym 7401 $false
.sym 7402 $false
.sym 7403 CLK$2$2
.sym 7404 $true
.sym 7405 $true$2
.sym 7406 report_data_wr[5]
.sym 7407 $undef
.sym 7408 report_data_wr[6]
.sym 7409 $undef
.sym 7410 report_data_wr[7]
.sym 7411 $undef
.sym 7412 report_data_wr[4]
.sym 7413 $undef
.sym 7479 $abc$51270$n1906
.sym 7480 $abc$51270$n1909
.sym 7481 $abc$51270$n1912
.sym 7482 $abc$51270$n1224
.sym 7483 $abc$51270$n1222
.sym 7484 report_data_wadr[6]
.sym 7485 report_data_wadr[5]
.sym 7581 $6\report_data_wadr[7:0][5]
.sym 7582 $6\report_data_wadr[7:0][6]
.sym 7583 $6\report_data_wadr[7:0][7]
.sym 7584 $abc$51270$n1213
.sym 7585 $abc$51270$n2522
.sym 7586 $abc$51270$n1211
.sym 7587 report_data_wadr[4]
.sym 7682 $abc$51270$n1226
.sym 7683 $abc$51270$n1207
.sym 7684 $abc$51270$n1928
.sym 7685 $abc$51270$n2419
.sym 7686 $abc$51270$n1924
.sym 7687 report_data_wadr[3]
.sym 7689 report_data_wadr[7]
.sym 7786 $abc$51270$n1922
.sym 7787 $auto$alumacc.cc:474:replace_alu$9609.C[4]
.sym 7788 $auto$alumacc.cc:474:replace_alu$9609.C[5]
.sym 7789 $auto$alumacc.cc:474:replace_alu$9609.C[6]
.sym 7790 $abc$51270$n1930
.sym 7791 $abc$51270$n1926
.sym 7888 init_ram_cnt[2]
.sym 7889 init_ram_cnt[3]
.sym 7890 init_ram_cnt[4]
.sym 7891 init_ram_cnt[5]
.sym 7892 init_ram_cnt[6]
.sym 7893 init_ram_cnt[7]
.sym 8118 $abc$51270$n708
.sym 8119 $abc$51270$n704
.sym 8121 $abc$51270$n2249
.sym 8122 KEYBOARD.COLS_SHADOW[6]
.sym 8123 KEYBOARD.COLS_SHADOW[3]
.sym 8124 KEYBOARD.COLS_SHADOW[1]
.sym 8125 KEYBOARD.COLS_SHADOW[2]
.sym 8193 $abc$51270$n383
.sym 8194 $abc$51270$n394
.sym 8195 $abc$51270$n396
.sym 8196 $false
.sym 8199 KEYBOARD.COLS_SHADOW[6]
.sym 8200 $abc$51270$n705
.sym 8201 $abc$51270$n706
.sym 8202 $abc$51270$n703
.sym 8205 $abc$51270$n698
.sym 8206 $abc$51270$n702
.sym 8207 $abc$51270$n707
.sym 8208 $false
.sym 8211 KEYBOARD.COLS_SHADOW[1]
.sym 8212 $abc$51270$n713
.sym 8213 $false
.sym 8214 $false
.sym 8217 $abc$51270$n704
.sym 8218 KEYBOARD.COLS_SHADOW[7]
.sym 8219 $abc$51270$n700
.sym 8220 KBD_COLUMNS[0]$2
.sym 8223 $abc$51270$n708
.sym 8224 $abc$51270$n710
.sym 8225 $abc$51270$n712
.sym 8226 $false
.sym 8229 $abc$51270$n2316
.sym 8230 $false
.sym 8231 $false
.sym 8232 $false
.sym 8235 $abc$51270$n2313
.sym 8236 $false
.sym 8237 $false
.sym 8238 $false
.sym 8239 $abc$51270$n1365
.sym 8240 CLK$2$2
.sym 8241 $abc$51270$n35$2
.sym 8242 KBD_COLUMNS[2]$2
.sym 8244 KBD_COLUMNS[3]$2
.sym 8246 $abc$51270$n2333
.sym 8247 $abc$51270$n2334
.sym 8248 $abc$51270$n709
.sym 8249 $abc$51270$n1011
.sym 8250 $abc$51270$n1629
.sym 8251 I2C.FLT_SDA.counter[1]
.sym 8252 I2C.FLT_SDA.counter[0]
.sym 8253 I2C.FLT_SDA.counter[2]
.sym 8356 KEYBOARD.temp[6]
.sym 8357 KEYBOARD.RAM.r_data[6]
.sym 8358 $abc$51270$n700
.sym 8359 $false
.sym 8362 $abc$51270$n2249
.sym 8363 $abc$51270$n701
.sym 8364 $false
.sym 8365 $false
.sym 8368 KEYBOARD.temp[1]
.sym 8369 KEYBOARD.RAM.r_data[1]
.sym 8370 $abc$51270$n713
.sym 8371 $abc$51270$n700
.sym 8374 $abc$51270$n1001
.sym 8375 KEYBOARD.row_counter[0]
.sym 8376 KEYBOARD.row_counter[1]
.sym 8377 $false
.sym 8380 $abc$51270$n712
.sym 8381 $abc$51270$n1339
.sym 8382 $false
.sym 8383 $false
.sym 8386 $abc$51270$n721
.sym 8387 $abc$51270$n709
.sym 8388 $abc$51270$n708
.sym 8389 $false
.sym 8392 $abc$51270$n1344
.sym 8393 $abc$51270$n697
.sym 8394 $abc$51270$n705
.sym 8395 $false
.sym 8398 KEYBOARD.temp[0]
.sym 8399 KBD_COLUMNS[0]$2
.sym 8400 $abc$51270$n700
.sym 8401 $false
.sym 8402 $abc$51270$n1417
.sym 8403 CLK$2$2
.sym 8404 $abc$51270$n33$2
.sym 8405 $abc$51270$n975
.sym 8406 $abc$51270$n917_1
.sym 8407 $abc$51270$n2314
.sym 8408 $abc$51270$n977
.sym 8409 $abc$51270$n1147
.sym 8410 $abc$51270$n1122
.sym 8411 KEYBOARD.report[3][0]
.sym 8412 KEYBOARD.report[3][7]
.sym 8479 KEYBOARD.temp[7]
.sym 8480 $abc$51270$n704
.sym 8481 $abc$51270$n719
.sym 8482 $abc$51270$n720
.sym 8485 $abc$51270$n705
.sym 8486 KEYBOARD.temp[6]
.sym 8487 $abc$51270$n700
.sym 8488 KEYBOARD.RAM.r_data[0]
.sym 8491 KEYBOARD.temp[4]
.sym 8492 KEYBOARD.temp[5]
.sym 8493 $abc$51270$n383
.sym 8494 $abc$51270$n396
.sym 8497 $abc$51270$n27
.sym 8498 KEYBOARD.kbd_code_hid[1]
.sym 8499 $false
.sym 8500 $false
.sym 8503 $abc$51270$n27
.sym 8504 KEYBOARD.kbd_code_hid[6]
.sym 8505 $false
.sym 8506 $false
.sym 8509 $abc$51270$n2315
.sym 8510 $false
.sym 8511 $false
.sym 8512 $false
.sym 8515 $abc$51270$n2316
.sym 8516 $false
.sym 8517 $false
.sym 8518 $false
.sym 8521 $abc$51270$n2312
.sym 8522 $false
.sym 8523 $false
.sym 8524 $false
.sym 8525 $abc$51270$n1354
.sym 8526 CLK$2$2
.sym 8527 $abc$51270$n35$2
.sym 8528 $abc$51270$n930
.sym 8529 $abc$51270$n931
.sym 8530 $abc$51270$n927
.sym 8531 $abc$51270$n928
.sym 8532 $abc$51270$n926
.sym 8533 $abc$51270$n932
.sym 8534 $abc$51270$n934_1
.sym 8535 KEYBOARD.ram_wr
.sym 8602 KEYBOARD.init_ram_cnt[8]
.sym 8603 $abc$51270$n29
.sym 8604 $abc$51270$n1320
.sym 8605 $false
.sym 8608 KEYBOARD.temp[5]
.sym 8609 KEYBOARD.RAM.r_data[5]
.sym 8610 $abc$51270$n711
.sym 8611 $abc$51270$n700
.sym 8614 KEYBOARD.kbd_code_hid[4]
.sym 8615 KEYBOARD.report[5][4]
.sym 8616 KEYBOARD.kbd_code_hid[5]
.sym 8617 KEYBOARD.report[5][5]
.sym 8620 $abc$51270$n396
.sym 8621 $abc$51270$n394
.sym 8622 KEYBOARD.temp[4]
.sym 8623 $false
.sym 8626 $abc$51270$n1115
.sym 8627 KEYBOARD.report[2][2]
.sym 8628 $abc$51270$n1113
.sym 8629 KEYBOARD.report[5][2]
.sym 8632 $abc$51270$n710
.sym 8633 $abc$51270$n1342
.sym 8634 $false
.sym 8635 $false
.sym 8638 KEYBOARD.COLS_SHADOW[7]
.sym 8639 $abc$51270$n1337
.sym 8640 $abc$51270$n704
.sym 8641 $false
.sym 8644 KEYBOARD.RAM.r_data[4]
.sym 8645 $abc$51270$n700
.sym 8646 $abc$51270$n1333
.sym 8647 $abc$51270$n706
.sym 8648 $abc$51270$n1417
.sym 8649 CLK$2$2
.sym 8650 $abc$51270$n33$2
.sym 8651 $abc$51270$n1172
.sym 8652 $abc$51270$n1133
.sym 8653 $abc$51270$n1176
.sym 8654 $abc$51270$n1175
.sym 8655 $abc$51270$n1124
.sym 8656 $abc$51270$n1123
.sym 8657 KEYBOARD.report[5][7]
.sym 8658 KEYBOARD.report[5][1]
.sym 8725 $abc$51270$n1115
.sym 8726 KEYBOARD.report[2][0]
.sym 8727 $abc$51270$n1113
.sym 8728 KEYBOARD.report[5][0]
.sym 8731 $abc$51270$n1114
.sym 8732 $abc$51270$n260
.sym 8733 $false
.sym 8734 $false
.sym 8737 KEYBOARD.report[2][5]
.sym 8738 $abc$51270$n1115
.sym 8739 $abc$51270$n1174
.sym 8740 $false
.sym 8743 KEYBOARD.report[4][0]
.sym 8744 KEYBOARD.report[4][1]
.sym 8745 KEYBOARD.report[4][2]
.sym 8746 KEYBOARD.report[4][3]
.sym 8749 $abc$51270$n1112_1
.sym 8750 $abc$51270$n1116
.sym 8751 $abc$51270$n1119_1
.sym 8752 $abc$51270$n1122
.sym 8755 KEYBOARD.report[1][5]
.sym 8756 KEYBOARD.report[5][5]
.sym 8757 $abc$51270$n260
.sym 8758 $abc$51270$n1114
.sym 8761 $abc$51270$n2316
.sym 8762 $false
.sym 8763 $false
.sym 8764 $false
.sym 8767 $abc$51270$n2312
.sym 8768 $false
.sym 8769 $false
.sym 8770 $false
.sym 8771 $abc$51270$n1325
.sym 8772 CLK$2$2
.sym 8773 $abc$51270$n35$2
.sym 8774 $abc$51270$n994
.sym 8775 $abc$51270$n1503_1
.sym 8776 $abc$51270$n1494_1
.sym 8777 $abc$51270$n1134
.sym 8778 $abc$51270$n1492
.sym 8779 $abc$51270$n905
.sym 8780 $abc$51270$n1500_1
.sym 8781 KEYBOARD.report[1][7]
.sym 8848 $abc$51270$n260
.sym 8849 $abc$51270$n1114
.sym 8850 $false
.sym 8851 $false
.sym 8854 $abc$51270$n253
.sym 8855 wr_cnt[0]
.sym 8856 wr_cnt[1]
.sym 8857 $abc$51270$n260
.sym 8860 KEYBOARD.kbd_code_hid[5]
.sym 8861 KEYBOARD.report[1][5]
.sym 8862 KEYBOARD.kbd_code_hid[6]
.sym 8863 KEYBOARD.report[1][6]
.sym 8866 wr_cnt[0]
.sym 8867 wr_cnt[1]
.sym 8868 $abc$51270$n253
.sym 8869 $false
.sym 8872 $false
.sym 8873 UART.tx_clk_counter[0]
.sym 8874 $false
.sym 8875 $false
.sym 8878 $abc$51270$n253
.sym 8879 $abc$51270$n260
.sym 8880 wr_cnt[0]
.sym 8881 wr_cnt[1]
.sym 8884 $abc$51270$n1118
.sym 8885 KEYBOARD.report[0][2]
.sym 8886 $abc$51270$n1121
.sym 8887 KEYBOARD.report[4][2]
.sym 8890 $abc$51270$n2313
.sym 8891 $false
.sym 8892 $false
.sym 8893 $false
.sym 8894 $abc$51270$n1325
.sym 8895 CLK$2$2
.sym 8896 $abc$51270$n35$2
.sym 8897 $abc$51270$n904
.sym 8898 $abc$51270$n1493_1
.sym 8899 $abc$51270$n906
.sym 8900 $abc$51270$n1132
.sym 8901 $abc$51270$n1159_1
.sym 8902 $abc$51270$n1466
.sym 8903 UART_TX_DATA[2]
.sym 8904 UART_TX_DATA[6]
.sym 8971 $abc$51270$n1145
.sym 8972 $abc$51270$n1146
.sym 8973 $abc$51270$n1147
.sym 8974 $abc$51270$n1148
.sym 8977 KEYBOARD.report[0][2]
.sym 8978 KEYBOARD.report[1][2]
.sym 8979 $abc$51270$n1128
.sym 8980 $false
.sym 8983 KEYBOARD.report[1][2]
.sym 8984 $abc$51270$n1117_1
.sym 8985 $abc$51270$n1120
.sym 8986 $false
.sym 8989 KEYBOARD.init_ram_cnt[8]
.sym 8990 $abc$51270$n1001
.sym 8991 $abc$51270$n1320
.sym 8992 $false
.sym 8995 $abc$51270$n1118
.sym 8996 KEYBOARD.report[0][0]
.sym 8997 $abc$51270$n1117_1
.sym 8998 KEYBOARD.report[1][0]
.sym 9001 KEYBOARD.report[0][0]
.sym 9002 KEYBOARD.report[1][0]
.sym 9003 $abc$51270$n1128
.sym 9004 $false
.sym 9007 $abc$51270$n1120
.sym 9008 $abc$51270$n1125
.sym 9009 $abc$51270$n1111
.sym 9010 $abc$51270$n1129
.sym 9013 $abc$51270$n1120
.sym 9014 $abc$51270$n1141
.sym 9015 $abc$51270$n1144
.sym 9016 $abc$51270$n1129
.sym 9017 $abc$51270$n950$2
.sym 9018 CLK$2$2
.sym 9019 $abc$51270$n23$2
.sym 9020 $abc$51270$n679
.sym 9021 $abc$51270$n1475_1
.sym 9022 KEYBOARD.report[0][2]
.sym 9023 KEYBOARD.report[0][6]
.sym 9024 KEYBOARD.report[0][5]
.sym 9025 KEYBOARD.report[0][1]
.sym 9026 KEYBOARD.report[0][7]
.sym 9027 KEYBOARD.report[0][4]
.sym 9094 $abc$51270$n2383
.sym 9095 $abc$51270$n2384
.sym 9096 $false
.sym 9097 $false
.sym 9100 KEYBOARD.kbd_code_hid[1]
.sym 9101 KEYBOARD.kbd_code_hid[0]
.sym 9102 KEYBOARD.kbd_code_hid[2]
.sym 9103 $false
.sym 9106 KEYBOARD.kbd_code_hid[0]
.sym 9107 KEYBOARD.kbd_code_hid[1]
.sym 9108 KEYBOARD.kbd_code_hid[2]
.sym 9109 $false
.sym 9112 KEYBOARD.kbd_code_hid[0]
.sym 9113 KEYBOARD.kbd_code_hid[1]
.sym 9114 KEYBOARD.kbd_code_hid[2]
.sym 9115 $false
.sym 9118 KEYBOARD.kbd_code_hid[0]
.sym 9119 KEYBOARD.kbd_code_hid[2]
.sym 9120 KEYBOARD.kbd_code_hid[1]
.sym 9121 $false
.sym 9124 $abc$51270$n2316
.sym 9125 $false
.sym 9126 $false
.sym 9127 $false
.sym 9130 $abc$51270$n2312
.sym 9131 $false
.sym 9132 $false
.sym 9133 $false
.sym 9136 $abc$51270$n2311
.sym 9137 $false
.sym 9138 $false
.sym 9139 $false
.sym 9140 $abc$51270$n1374
.sym 9141 CLK$2$2
.sym 9142 $abc$51270$n35$2
.sym 9143 $abc$51270$n1169
.sym 9144 $abc$51270$n1471
.sym 9145 $abc$51270$n1170
.sym 9146 report_data_wr[5]
.sym 9147 report_data_wr[7]
.sym 9148 report_data_wr[4]
.sym 9149 report_data_wr[3]
.sym 9150 report_data_wr[6]
.sym 9217 $abc$51270$n690
.sym 9218 $abc$51270$n1130
.sym 9219 $false
.sym 9220 $false
.sym 9223 wr_cnt[0]
.sym 9224 wr_cnt[2]
.sym 9225 wr_cnt[3]
.sym 9226 wr_cnt[1]
.sym 9229 $abc$51270$n682
.sym 9230 $abc$51270$n679
.sym 9231 $abc$51270$n2362
.sym 9232 $abc$51270$n2348
.sym 9235 $false
.sym 9236 $false
.sym 9237 $abc$51270$n2451
.sym 9238 $false
.sym 9241 wr_cnt[2]
.sym 9242 wr_cnt[3]
.sym 9243 wr_cnt[0]
.sym 9244 $false
.sym 9247 REPORT_DATA.r_data[2]
.sym 9248 I2C_HID_DESC.VAL[2]
.sym 9249 I2C_OUT_DESC_MASK[2]
.sym 9250 $false
.sym 9253 $abc$51270$n685
.sym 9254 $abc$51270$n684
.sym 9255 $abc$51270$n2348
.sym 9256 $abc$51270$n2362
.sym 9259 KEYBOARD.init_ram_cnt[3]
.sym 9260 $abc$51270$n30
.sym 9261 KEYBOARD.init_ram_cnt[8]
.sym 9262 $false
.sym 9263 $abc$51270$n1398
.sym 9264 CLK$2$2
.sym 9265 $false
.sym 9266 $abc$51270$n1100
.sym 9267 $abc$51270$n1095
.sym 9268 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 9269 I2C_OUT_DESC_MASK[7]
.sym 9270 I2C_OUTPUT_TYPE[1]
.sym 9271 I2C_OUT_DESC_MASK[6]
.sym 9272 I2C_OUT_DESC_MASK[3]
.sym 9273 I2C_OUTPUT_TYPE[2]
.sym 9352 REPORT_DATA.r_data[7]
.sym 9353 I2C_TX_DESC[7]
.sym 9354 I2C_OUT_DESC_MASK[7]
.sym 9355 $false
.sym 9358 REPORT_DATA.r_data[6]
.sym 9359 I2C_TX_DESC[6]
.sym 9360 I2C_OUT_DESC_MASK[6]
.sym 9361 $false
.sym 9364 wr_cnt[1]
.sym 9365 $abc$51270$n1466
.sym 9366 wr_cnt[0]
.sym 9367 wr_cnt[3]
.sym 9376 KEYBOARD.init_ram_cnt[8]
.sym 9377 $abc$51270$n896_1
.sym 9378 I2C.FLT_SCL.RESET
.sym 9379 $false
.sym 9382 wr_cnt[2]
.sym 9383 $abc$51270$n1467
.sym 9384 $abc$51270$n1132
.sym 9385 $abc$51270$n690
.sym 9386 $abc$51270$n950$2
.sym 9387 CLK$2$2
.sym 9388 $abc$51270$n23$2
.sym 9389 $abc$51270$n743
.sym 9390 $abc$51270$n758
.sym 9391 $abc$51270$n757
.sym 9392 $abc$51270$n764
.sym 9393 $abc$51270$n738
.sym 9394 $abc$51270$n753
.sym 9395 $abc$51270$n1102
.sym 9396 I2C_OUTPUT_TYPE[0]
.sym 9425 $true
.sym 9462 $abc$51270$n218$2
.sym 9463 $false
.sym 9464 $abc$51270$n218
.sym 9465 $false
.sym 9466 $false
.sym 9468 $auto$alumacc.cc:474:replace_alu$9552.C[2]
.sym 9470 $false
.sym 9471 $abc$51270$n217
.sym 9474 $auto$alumacc.cc:474:replace_alu$9552.C[3]
.sym 9476 $true$2
.sym 9477 $abc$51270$n2463
.sym 9480 $abc$51270$n2425$2
.sym 9482 $false
.sym 9483 $abc$51270$n214
.sym 9490 $abc$51270$n2425$2
.sym 9493 i2c_input_data_type[3]
.sym 9494 $false
.sym 9495 $false
.sym 9496 $false
.sym 9499 i2c_input_data_type[0]
.sym 9500 $false
.sym 9501 $false
.sym 9502 $false
.sym 9505 UART.tx_activity
.sym 9506 $false
.sym 9507 $false
.sym 9508 $false
.sym 9509 $abc$51270$n1159
.sym 9510 CLK$2$2
.sym 9511 $abc$51270$n35$2
.sym 9512 $abc$51270$n763
.sym 9513 $abc$51270$n796
.sym 9514 $abc$51270$n1448
.sym 9515 $abc$51270$n747
.sym 9516 $abc$51270$n744
.sym 9517 $2\UART_WR[0:0]
.sym 9518 $abc$51270$n1159
.sym 9519 UART_WR
.sym 9548 $false
.sym 9585 $auto$maccmap.cc:240:synth$10566.C[5]
.sym 9587 $abc$51270$n2417
.sym 9588 $abc$51270$n2419
.sym 9591 $auto$maccmap.cc:240:synth$10566.C[6]
.sym 9592 $false
.sym 9593 $2\ring_wr[3:0][2]
.sym 9594 $abc$51270$n2512
.sym 9595 $auto$maccmap.cc:240:synth$10566.C[5]
.sym 9597 $auto$maccmap.cc:240:synth$10566.C[7]
.sym 9598 $false
.sym 9599 $2\ring_wr[3:0][3]
.sym 9600 $false
.sym 9601 $auto$maccmap.cc:240:synth$10566.C[6]
.sym 9604 $false
.sym 9605 $false
.sym 9606 $false
.sym 9607 $auto$maccmap.cc:240:synth$10566.C[7]
.sym 9610 $6\report_data_wadr[7:0][6]
.sym 9611 $abc$51270$n1909
.sym 9612 $abc$51270$n690
.sym 9613 $abc$51270$n22
.sym 9616 $6\report_data_wadr[7:0][5]
.sym 9617 $abc$51270$n1906
.sym 9618 $abc$51270$n690
.sym 9619 $abc$51270$n22
.sym 9622 $abc$51270$n1197
.sym 9623 $abc$51270$n1928
.sym 9624 $abc$51270$n22
.sym 9625 $abc$51270$n1224
.sym 9628 $abc$51270$n1197
.sym 9629 $abc$51270$n1926
.sym 9630 $abc$51270$n22
.sym 9631 $abc$51270$n1222
.sym 9632 $abc$51270$n950$2
.sym 9633 CLK$2$2
.sym 9634 $false
.sym 9635 $abc$51270$n2417
.sym 9636 $abc$51270$n1220
.sym 9637 $abc$51270$n2519
.sym 9638 $abc$51270$n2512
.sym 9639 $abc$51270$n784
.sym 9640 $abc$51270$n2414
.sym 9641 $abc$51270$n700
.sym 9642 $abc$51270$n8
.sym 9671 $false
.sym 9708 $auto$maccmap.cc:240:synth$10495.C[5]
.sym 9710 $abc$51270$n2414
.sym 9711 $abc$51270$n2416
.sym 9714 $auto$maccmap.cc:240:synth$10495.C[6]
.sym 9715 $false
.sym 9716 $abc$51270$n2519
.sym 9717 $abc$51270$n2521
.sym 9718 $auto$maccmap.cc:240:synth$10495.C[5]
.sym 9720 $auto$maccmap.cc:240:synth$10495.C[7]
.sym 9721 $false
.sym 9722 ring_wr[3]
.sym 9723 $abc$51270$n2522
.sym 9724 $auto$maccmap.cc:240:synth$10495.C[6]
.sym 9727 $false
.sym 9728 $false
.sym 9729 $false
.sym 9730 $auto$maccmap.cc:240:synth$10495.C[7]
.sym 9733 $abc$51270$n1216
.sym 9734 $abc$51270$n2417
.sym 9735 $abc$51270$n2419
.sym 9736 $abc$51270$n690
.sym 9739 wr_cnt[3]
.sym 9740 ring_wr[1]
.sym 9741 ring_wr[3]
.sym 9742 ring_wr[2]
.sym 9745 wr_cnt[3]
.sym 9746 ring_wr[2]
.sym 9747 $false
.sym 9748 $false
.sym 9751 $abc$51270$n1197
.sym 9752 $abc$51270$n1924
.sym 9753 $abc$51270$n1213
.sym 9754 $abc$51270$n22
.sym 9755 $abc$51270$n950$2
.sym 9756 CLK$2$2
.sym 9757 $false
.sym 9758 $abc$51270$n1201
.sym 9759 $abc$51270$n1200_1
.sym 9760 $abc$51270$n1204
.sym 9761 $abc$51270$n1205_1
.sym 9762 $abc$51270$n1203
.sym 9763 report_data_wadr[1]
.sym 9765 report_data_wadr[2]
.sym 9832 $6\report_data_wadr[7:0][7]
.sym 9833 $abc$51270$n1912
.sym 9834 $abc$51270$n690
.sym 9835 $abc$51270$n22
.sym 9838 $abc$51270$n690
.sym 9839 $2\ring_wr[3:0][0]
.sym 9840 $2\ring_wr[3:0][2]
.sym 9841 $abc$51270$n1208
.sym 9844 $false
.sym 9845 init_ram_cnt[6]
.sym 9846 $false
.sym 9847 $auto$alumacc.cc:474:replace_alu$9609.C[6]
.sym 9850 $2\ring_wr[3:0][2]
.sym 9851 $2\ring_wr[3:0][0]
.sym 9852 $false
.sym 9853 $false
.sym 9856 $false
.sym 9857 init_ram_cnt[4]
.sym 9858 $false
.sym 9859 $auto$alumacc.cc:474:replace_alu$9609.C[4]
.sym 9862 $abc$51270$n1197
.sym 9863 $abc$51270$n1922
.sym 9864 $abc$51270$n1207
.sym 9865 $abc$51270$n22
.sym 9874 $abc$51270$n1197
.sym 9875 $abc$51270$n1930
.sym 9876 $abc$51270$n22
.sym 9877 $abc$51270$n1226
.sym 9878 $abc$51270$n950$2
.sym 9879 CLK$2$2
.sym 9880 $false
.sym 9881 $abc$51270$n731
.sym 9882 $abc$51270$n1918
.sym 9883 $abc$51270$n730
.sym 9884 $abc$51270$n194
.sym 9885 $abc$51270$n185
.sym 9886 $13\int_tmr[14:0][0]
.sym 9887 $abc$51270$n188
.sym 9888 $abc$51270$n2475
.sym 9917 $true
.sym 9954 init_ram_cnt[1]$3
.sym 9955 $false
.sym 9956 init_ram_cnt[1]
.sym 9957 $false
.sym 9958 $false
.sym 9960 $auto$alumacc.cc:474:replace_alu$9609.C[3]
.sym 9962 init_ram_cnt[2]
.sym 9963 $true$2
.sym 9966 $auto$alumacc.cc:474:replace_alu$9609.C[4]$2
.sym 9967 $false
.sym 9968 init_ram_cnt[3]
.sym 9969 $false
.sym 9970 $auto$alumacc.cc:474:replace_alu$9609.C[3]
.sym 9972 $auto$alumacc.cc:474:replace_alu$9609.C[5]$2
.sym 9974 init_ram_cnt[4]
.sym 9975 $true$2
.sym 9976 $auto$alumacc.cc:474:replace_alu$9609.C[4]$2
.sym 9978 $auto$alumacc.cc:474:replace_alu$9609.C[6]$2
.sym 9980 init_ram_cnt[5]
.sym 9981 $true$2
.sym 9982 $auto$alumacc.cc:474:replace_alu$9609.C[5]$2
.sym 9984 $auto$alumacc.cc:474:replace_alu$9609.C[7]
.sym 9986 init_ram_cnt[6]
.sym 9987 $true$2
.sym 9988 $auto$alumacc.cc:474:replace_alu$9609.C[6]$2
.sym 9991 $false
.sym 9992 init_ram_cnt[7]
.sym 9993 $false
.sym 9994 $auto$alumacc.cc:474:replace_alu$9609.C[7]
.sym 9997 $false
.sym 9998 init_ram_cnt[5]
.sym 9999 $false
.sym 10000 $auto$alumacc.cc:474:replace_alu$9609.C[5]
.sym 10011 $abc$51270$n22
.sym 10040 $true
.sym 10077 init_ram_cnt[0]$2
.sym 10078 $false
.sym 10079 init_ram_cnt[0]
.sym 10080 $false
.sym 10081 $false
.sym 10083 $auto$alumacc.cc:474:replace_alu$9597.C[2]
.sym 10085 $false
.sym 10086 init_ram_cnt[1]
.sym 10089 $auto$alumacc.cc:474:replace_alu$9597.C[3]
.sym 10090 $false
.sym 10091 $false
.sym 10092 init_ram_cnt[2]
.sym 10093 $auto$alumacc.cc:474:replace_alu$9597.C[2]
.sym 10095 $auto$alumacc.cc:474:replace_alu$9597.C[4]
.sym 10096 $false
.sym 10097 $false
.sym 10098 init_ram_cnt[3]
.sym 10099 $auto$alumacc.cc:474:replace_alu$9597.C[3]
.sym 10101 $auto$alumacc.cc:474:replace_alu$9597.C[5]
.sym 10102 $false
.sym 10103 $false
.sym 10104 init_ram_cnt[4]
.sym 10105 $auto$alumacc.cc:474:replace_alu$9597.C[4]
.sym 10107 $auto$alumacc.cc:474:replace_alu$9597.C[6]
.sym 10108 $false
.sym 10109 $false
.sym 10110 init_ram_cnt[5]
.sym 10111 $auto$alumacc.cc:474:replace_alu$9597.C[5]
.sym 10113 $auto$alumacc.cc:474:replace_alu$9597.C[7]
.sym 10114 $false
.sym 10115 $false
.sym 10116 init_ram_cnt[6]
.sym 10117 $auto$alumacc.cc:474:replace_alu$9597.C[6]
.sym 10120 $false
.sym 10121 $false
.sym 10122 init_ram_cnt[7]
.sym 10123 $auto$alumacc.cc:474:replace_alu$9597.C[7]
.sym 10124 $abc$51270$n764
.sym 10125 CLK$2$2
.sym 10126 $abc$51270$n35$2
.sym 10226 $abc$51270$n948
.sym 10227 $abc$51270$n950_1
.sym 10228 $abc$51270$n947
.sym 10229 $abc$51270$n946
.sym 10230 $abc$51270$n1404
.sym 10231 KEYBOARD.report[6][5]
.sym 10232 KEYBOARD.report[6][7]
.sym 10233 KEYBOARD.report[6][0]
.sym 10301 KEYBOARD.COLS_SHADOW[3]
.sym 10302 $abc$51270$n709
.sym 10303 $false
.sym 10304 $false
.sym 10307 $abc$51270$n383
.sym 10308 $abc$51270$n394
.sym 10309 $abc$51270$n396
.sym 10310 $false
.sym 10319 KEYBOARD.COLS_SHADOW[2]
.sym 10320 KBD_COLUMNS[2]$2
.sym 10321 $abc$51270$n700
.sym 10322 $false
.sym 10325 KEYBOARD.COLS_SHADOW[6]
.sym 10326 KBD_COLUMNS[6]$2
.sym 10327 $abc$51270$n700
.sym 10328 $false
.sym 10331 KEYBOARD.COLS_SHADOW[3]
.sym 10332 KBD_COLUMNS[3]$2
.sym 10333 $abc$51270$n700
.sym 10334 $false
.sym 10337 KEYBOARD.COLS_SHADOW[1]
.sym 10338 KBD_COLUMNS[1]$2
.sym 10339 $abc$51270$n700
.sym 10340 $false
.sym 10343 $abc$51270$n2249
.sym 10344 $false
.sym 10345 $false
.sym 10346 $false
.sym 10347 $abc$51270$n1402
.sym 10348 CLK$2$2
.sym 10349 $false
.sym 10354 $abc$51270$n955
.sym 10355 $abc$51270$n1430
.sym 10356 $abc$51270$n1429
.sym 10357 $abc$51270$n953
.sym 10358 $abc$51270$n949
.sym 10359 $abc$51270$n1012
.sym 10360 $abc$51270$n954
.sym 10361 KEYBOARD.report[6][2]
.sym 10464 I2C.FLT_SDA.counter[0]
.sym 10465 I2C.FLT_SDA.counter[1]
.sym 10466 $false
.sym 10467 $false
.sym 10470 $abc$51270$n1011
.sym 10471 $abc$51270$n1632
.sym 10472 $false
.sym 10473 $false
.sym 10476 $abc$51270$n383
.sym 10477 $abc$51270$n394
.sym 10478 $abc$51270$n396
.sym 10479 $false
.sym 10482 I2C.FLT_SDA.counter[0]
.sym 10483 I2C.FLT_SDA.counter[1]
.sym 10484 I2C.FLT_SDA.counter[2]
.sym 10485 $false
.sym 10488 $false
.sym 10489 I2C.FLT_SDA.counter[0]
.sym 10490 $false
.sym 10491 $false
.sym 10494 $abc$51270$n2333
.sym 10495 $false
.sym 10496 $false
.sym 10497 $false
.sym 10500 $abc$51270$n1011
.sym 10501 $abc$51270$n1629
.sym 10502 $false
.sym 10503 $false
.sym 10506 $abc$51270$n2334
.sym 10507 $false
.sym 10508 $false
.sym 10509 $false
.sym 10510 $abc$51270$n1430
.sym 10511 CLK$2$2
.sym 10512 $abc$51270$n35$2
.sym 10513 $abc$51270$n1166
.sym 10514 $abc$51270$n972
.sym 10515 $abc$51270$n976
.sym 10516 $abc$51270$n974_1
.sym 10517 $abc$51270$n916
.sym 10518 $abc$51270$n973
.sym 10519 $abc$51270$n1183
.sym 10520 KEYBOARD.report[3][6]
.sym 10587 KEYBOARD.kbd_code_hid[0]
.sym 10588 KEYBOARD.report[3][0]
.sym 10589 KEYBOARD.kbd_code_hid[7]
.sym 10590 KEYBOARD.report[3][7]
.sym 10593 KEYBOARD.report[3][0]
.sym 10594 KEYBOARD.report[3][1]
.sym 10595 KEYBOARD.report[3][2]
.sym 10596 KEYBOARD.report[3][3]
.sym 10599 $abc$51270$n27
.sym 10600 KEYBOARD.kbd_code_hid[3]
.sym 10601 $false
.sym 10602 $false
.sym 10605 KEYBOARD.kbd_code_hid[1]
.sym 10606 KEYBOARD.report[3][1]
.sym 10607 KEYBOARD.kbd_code_hid[2]
.sym 10608 KEYBOARD.report[3][2]
.sym 10611 KEYBOARD.report[6][2]
.sym 10612 $abc$51270$n1124
.sym 10613 $abc$51270$n1123
.sym 10614 KEYBOARD.report[3][2]
.sym 10617 KEYBOARD.report[6][0]
.sym 10618 $abc$51270$n1124
.sym 10619 $abc$51270$n1123
.sym 10620 KEYBOARD.report[3][0]
.sym 10623 $abc$51270$n2311
.sym 10624 $false
.sym 10625 $false
.sym 10626 $false
.sym 10629 $abc$51270$n2318
.sym 10630 $false
.sym 10631 $false
.sym 10632 $false
.sym 10633 $abc$51270$n1354
.sym 10634 CLK$2$2
.sym 10635 $abc$51270$n35$2
.sym 10636 $abc$51270$n1153
.sym 10637 $abc$51270$n1501
.sym 10638 $abc$51270$n909
.sym 10639 $abc$51270$n984
.sym 10640 $abc$51270$n1152_1
.sym 10641 $abc$51270$n1136
.sym 10642 KEYBOARD.report[2][1]
.sym 10643 KEYBOARD.report[2][0]
.sym 10710 $abc$51270$n931
.sym 10711 $abc$51270$n932
.sym 10712 $abc$51270$n933
.sym 10713 $abc$51270$n934_1
.sym 10716 KEYBOARD.kbd_code_hid[3]
.sym 10717 KEYBOARD.report[5][3]
.sym 10718 KEYBOARD.kbd_code_hid[7]
.sym 10719 KEYBOARD.report[5][7]
.sym 10722 KEYBOARD.report[5][4]
.sym 10723 KEYBOARD.report[5][5]
.sym 10724 KEYBOARD.report[5][6]
.sym 10725 KEYBOARD.report[5][7]
.sym 10728 KEYBOARD.report[5][0]
.sym 10729 KEYBOARD.report[5][1]
.sym 10730 KEYBOARD.report[5][2]
.sym 10731 KEYBOARD.report[5][3]
.sym 10734 $abc$51270$n927
.sym 10735 $abc$51270$n928
.sym 10736 $false
.sym 10737 $false
.sym 10740 KEYBOARD.kbd_code_hid[0]
.sym 10741 KEYBOARD.report[5][0]
.sym 10742 KEYBOARD.kbd_code_hid[6]
.sym 10743 KEYBOARD.report[5][6]
.sym 10746 KEYBOARD.kbd_code_hid[1]
.sym 10747 KEYBOARD.report[5][1]
.sym 10748 KEYBOARD.kbd_code_hid[2]
.sym 10749 KEYBOARD.report[5][2]
.sym 10752 $abc$51270$n1001
.sym 10753 KEYBOARD.ram_wr
.sym 10754 $abc$51270$n29
.sym 10755 $abc$51270$n704
.sym 10756 $abc$51270$n1320
.sym 10757 CLK$2$2
.sym 10758 $abc$51270$n33$2
.sym 10759 $abc$51270$n1165
.sym 10760 $abc$51270$n1162
.sym 10761 $abc$51270$n1135
.sym 10762 $abc$51270$n1469
.sym 10763 $abc$51270$n1473
.sym 10764 $abc$51270$n1181
.sym 10765 $abc$51270$n1163_1
.sym 10766 KEYBOARD.report[4][7]
.sym 10833 KEYBOARD.report[6][5]
.sym 10834 $abc$51270$n1124
.sym 10835 $abc$51270$n1173
.sym 10836 $abc$51270$n1175
.sym 10839 KEYBOARD.report[3][1]
.sym 10840 $abc$51270$n1123
.sym 10841 $abc$51270$n1120
.sym 10842 $abc$51270$n1134
.sym 10845 $abc$51270$n1121
.sym 10846 KEYBOARD.report[4][5]
.sym 10847 $false
.sym 10848 $false
.sym 10851 KEYBOARD.report[3][5]
.sym 10852 $abc$51270$n1123
.sym 10853 $abc$51270$n1176
.sym 10854 $abc$51270$n1120
.sym 10857 $abc$51270$n253
.sym 10858 wr_cnt[0]
.sym 10859 wr_cnt[1]
.sym 10860 $abc$51270$n260
.sym 10863 $abc$51270$n260
.sym 10864 wr_cnt[0]
.sym 10865 wr_cnt[1]
.sym 10866 $abc$51270$n253
.sym 10869 $abc$51270$n2318
.sym 10870 $false
.sym 10871 $false
.sym 10872 $false
.sym 10875 $abc$51270$n2312
.sym 10876 $false
.sym 10877 $false
.sym 10878 $false
.sym 10879 $abc$51270$n1258
.sym 10880 CLK$2$2
.sym 10881 $abc$51270$n35$2
.sym 10882 $abc$51270$n1180
.sym 10883 $abc$51270$n1154
.sym 10884 $abc$51270$n1470_1
.sym 10885 $abc$51270$n1167
.sym 10886 $abc$51270$n1185
.sym 10887 $abc$51270$n1151
.sym 10888 $abc$51270$n1502_1
.sym 10889 KEYBOARD.report[4][3]
.sym 10956 KEYBOARD.kbd_code_hid[1]
.sym 10957 KEYBOARD.report[1][1]
.sym 10958 KEYBOARD.kbd_code_hid[7]
.sym 10959 KEYBOARD.report[1][7]
.sym 10962 $abc$51270$n1114
.sym 10963 $abc$51270$n1500_1
.sym 10964 $abc$51270$n1120
.sym 10965 $abc$51270$n1502_1
.sym 10968 $abc$51270$n1492
.sym 10969 $abc$51270$n1493_1
.sym 10970 $abc$51270$n994
.sym 10971 $abc$51270$n1463
.sym 10974 KEYBOARD.report[4][1]
.sym 10975 $abc$51270$n1121
.sym 10976 $abc$51270$n1117_1
.sym 10977 KEYBOARD.report[1][1]
.sym 10980 KEYBOARD.kbd_code_hid[3]
.sym 10981 KEYBOARD.report[1][3]
.sym 10982 KEYBOARD.kbd_code_hid[4]
.sym 10983 KEYBOARD.report[1][4]
.sym 10986 KEYBOARD.report[1][4]
.sym 10987 KEYBOARD.report[1][5]
.sym 10988 KEYBOARD.report[1][6]
.sym 10989 KEYBOARD.report[1][7]
.sym 10992 KEYBOARD.report[5][7]
.sym 10993 KEYBOARD.report[1][7]
.sym 10994 $abc$51270$n1120
.sym 10995 $abc$51270$n260
.sym 10998 $abc$51270$n2318
.sym 10999 $false
.sym 11000 $false
.sym 11001 $false
.sym 11002 $abc$51270$n1374
.sym 11003 CLK$2$2
.sym 11004 $abc$51270$n35$2
.sym 11005 $abc$51270$n1127
.sym 11006 $abc$51270$n1150
.sym 11007 $abc$51270$n269
.sym 11008 $abc$51270$n1155
.sym 11009 $abc$51270$n1352
.sym 11010 $abc$51270$n1128
.sym 11011 KEYBOARD.report[0][3]
.sym 11012 KEYBOARD.report[0][0]
.sym 11079 $abc$51270$n905
.sym 11080 $abc$51270$n906
.sym 11081 $false
.sym 11082 $false
.sym 11085 KEYBOARD.kbd_code_hid[0]
.sym 11086 KEYBOARD.report[1][0]
.sym 11087 KEYBOARD.kbd_code_hid[2]
.sym 11088 KEYBOARD.report[1][2]
.sym 11091 KEYBOARD.report[1][0]
.sym 11092 KEYBOARD.report[1][1]
.sym 11093 KEYBOARD.report[1][2]
.sym 11094 KEYBOARD.report[1][3]
.sym 11097 KEYBOARD.report[0][1]
.sym 11098 $abc$51270$n1118
.sym 11099 $abc$51270$n1133
.sym 11100 $abc$51270$n1135
.sym 11103 KEYBOARD.report[0][4]
.sym 11104 KEYBOARD.report[1][4]
.sym 11105 $abc$51270$n1128
.sym 11106 $false
.sym 11109 KEYBOARD.report[0][1]
.sym 11110 $abc$51270$n1128
.sym 11111 KEYBOARD.report[1][1]
.sym 11112 $abc$51270$n1127
.sym 11115 I2C.received_byte[2]
.sym 11116 $abc$51270$n1048
.sym 11117 I2C.is_read
.sym 11118 $false
.sym 11121 I2C.received_byte[6]
.sym 11122 $abc$51270$n1056
.sym 11123 I2C.is_read
.sym 11124 $false
.sym 11125 $abc$51270$n799
.sym 11126 CLK$2$2
.sym 11127 $abc$51270$n19
.sym 11128 $abc$51270$n685
.sym 11129 $abc$51270$n1052
.sym 11130 $abc$51270$n1354_1
.sym 11131 $abc$51270$n2311
.sym 11132 $abc$51270$n684
.sym 11133 $abc$51270$n682
.sym 11134 $abc$51270$n1348
.sym 11135 I2C_HID_DESC.real_adress[3]
.sym 11202 UART_TX_DATA[6]
.sym 11203 UART_TX_DATA[4]
.sym 11204 $abc$51270$n680
.sym 11205 $false
.sym 11208 $abc$51270$n1128
.sym 11209 $abc$51270$n1118
.sym 11210 $abc$51270$n1120
.sym 11211 KEYBOARD.report[0][7]
.sym 11214 KEYBOARD.report[0][2]
.sym 11215 $abc$51270$n27
.sym 11216 $abc$51270$n1350
.sym 11217 $false
.sym 11220 KEYBOARD.report[0][6]
.sym 11221 $abc$51270$n27
.sym 11222 $abc$51270$n1358
.sym 11223 $false
.sym 11226 KEYBOARD.report[0][5]
.sym 11227 $abc$51270$n27
.sym 11228 $abc$51270$n1356
.sym 11229 $false
.sym 11232 KEYBOARD.report[0][1]
.sym 11233 $abc$51270$n27
.sym 11234 $abc$51270$n1348
.sym 11235 $false
.sym 11238 KEYBOARD.report[0][7]
.sym 11239 $abc$51270$n27
.sym 11240 $abc$51270$n1360
.sym 11241 $false
.sym 11244 KEYBOARD.report[0][4]
.sym 11245 $abc$51270$n27
.sym 11246 $abc$51270$n1354_1
.sym 11247 $false
.sym 11248 $abc$51270$n1381
.sym 11249 CLK$2$2
.sym 11250 $abc$51270$n35$2
.sym 11251 $abc$51270$n768
.sym 11255 $abc$51270$n1044
.sym 11256 $abc$51270$n739
.sym 11257 $abc$51270$n19
.sym 11258 last_wr
.sym 11325 $abc$51270$n1120
.sym 11326 $abc$51270$n1170
.sym 11327 $abc$51270$n1129
.sym 11328 $false
.sym 11331 $abc$51270$n1128
.sym 11332 $abc$51270$n1118
.sym 11333 $abc$51270$n1120
.sym 11334 KEYBOARD.report[0][6]
.sym 11337 KEYBOARD.report[0][5]
.sym 11338 KEYBOARD.report[1][5]
.sym 11339 $abc$51270$n1128
.sym 11340 $false
.sym 11343 $abc$51270$n1118
.sym 11344 KEYBOARD.report[0][5]
.sym 11345 $abc$51270$n1172
.sym 11346 $abc$51270$n1169
.sym 11349 $abc$51270$n1475_1
.sym 11350 $abc$51270$n1503_1
.sym 11351 $abc$51270$n1129
.sym 11352 $false
.sym 11355 $abc$51270$n1120
.sym 11356 $abc$51270$n1159_1
.sym 11357 $abc$51270$n1162
.sym 11358 $abc$51270$n1129
.sym 11361 $abc$51270$n1130
.sym 11362 $abc$51270$n1155
.sym 11363 $abc$51270$n1150
.sym 11364 $abc$51270$n690
.sym 11367 $abc$51270$n1471
.sym 11368 $abc$51270$n1470_1
.sym 11369 $abc$51270$n1129
.sym 11370 $false
.sym 11371 $abc$51270$n950$2
.sym 11372 CLK$2$2
.sym 11373 $abc$51270$n23$2
.sym 11374 $abc$51270$n950
.sym 11375 $abc$51270$n776
.sym 11376 $abc$51270$n1099
.sym 11377 $abc$51270$n1149
.sym 11378 $abc$51270$n1096
.sym 11379 $abc$51270$n945
.sym 11380 $abc$51270$n1098
.sym 11381 report_wr_en
.sym 11448 i2c_input_data_type[0]
.sym 11449 $abc$51270$n860
.sym 11450 $abc$51270$n1096
.sym 11451 I2C_OUTPUT_TYPE[2]
.sym 11454 I2C_OUTPUT_TYPE[0]
.sym 11455 $abc$51270$n860
.sym 11456 $abc$51270$n847
.sym 11457 $abc$51270$n1096
.sym 11460 $abc$51270$n1100
.sym 11461 $abc$51270$n1095
.sym 11462 $abc$51270$n1098
.sym 11463 $abc$51270$n1102
.sym 11466 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 11467 $false
.sym 11468 $false
.sym 11469 $false
.sym 11472 $abc$51270$n1098
.sym 11473 $abc$51270$n1102
.sym 11474 $false
.sym 11475 $false
.sym 11478 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 11479 $false
.sym 11480 $false
.sym 11481 $false
.sym 11484 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 11485 $false
.sym 11486 $false
.sym 11487 $false
.sym 11490 $abc$51270$n1100
.sym 11491 $abc$51270$n1102
.sym 11492 $false
.sym 11493 $false
.sym 11494 $abc$51270$n1119
.sym 11495 CLK$2$2
.sym 11496 $abc$51270$n35$2
.sym 11497 $abc$51270$n1119
.sym 11498 $abc$51270$n778
.sym 11499 $abc$51270$n780
.sym 11500 $abc$51270$n779
.sym 11501 $abc$51270$n921
.sym 11502 $abc$51270$n795
.sym 11503 $abc$51270$n755
.sym 11504 $abc$51270$n842_1
.sym 11571 last_uart_active
.sym 11572 UART.tx_activity
.sym 11573 $false
.sym 11574 $false
.sym 11577 $abc$51270$n690
.sym 11578 $abc$51270$n22
.sym 11579 $false
.sym 11580 $false
.sym 11583 $abc$51270$n738
.sym 11584 $abc$51270$n728
.sym 11585 $abc$51270$n758
.sym 11586 $false
.sym 11589 $abc$51270$n728
.sym 11590 $abc$51270$n22
.sym 11591 $false
.sym 11592 $false
.sym 11595 wr_cnt[0]
.sym 11596 wr_cnt[1]
.sym 11597 wr_cnt[2]
.sym 11598 wr_cnt[3]
.sym 11601 I2C_OUTPUT_TYPE[2]
.sym 11602 I2C_OUTPUT_TYPE[1]
.sym 11603 I2C_OUTPUT_TYPE[0]
.sym 11604 $false
.sym 11607 $abc$51270$n690
.sym 11608 I2C.is_read
.sym 11609 $false
.sym 11610 $false
.sym 11613 $abc$51270$n1095
.sym 11614 $abc$51270$n1102
.sym 11615 $false
.sym 11616 $false
.sym 11617 $abc$51270$n1119
.sym 11618 CLK$2$2
.sym 11619 $abc$51270$n35$2
.sym 11620 $abc$51270$n1168
.sym 11621 $abc$51270$n773
.sym 11622 $abc$51270$n775
.sym 11623 $abc$51270$n772
.sym 11624 $abc$51270$n799
.sym 11625 $abc$51270$n771
.sym 11626 $abc$51270$n774
.sym 11627 uart_double_ff
.sym 11694 UART.tx_activity
.sym 11695 last_uart_active
.sym 11696 $false
.sym 11697 $false
.sym 11700 $abc$51270$n743
.sym 11701 $abc$51270$n771
.sym 11702 $abc$51270$n776
.sym 11703 $abc$51270$n773
.sym 11706 UART_WR
.sym 11707 $abc$51270$n747
.sym 11708 $abc$51270$n763
.sym 11709 $abc$51270$n761
.sym 11712 I2C_TRANS
.sym 11713 $abc$51270$n748
.sym 11714 $abc$51270$n753
.sym 11715 $false
.sym 11718 $2\UART_WR[0:0]
.sym 11719 $abc$51270$n687
.sym 11720 $false
.sym 11721 $false
.sym 11724 last_uart_active
.sym 11725 UART.tx_activity
.sym 11726 $2\uart_double_ff[0:0]
.sym 11727 $abc$51270$n19
.sym 11730 $abc$51270$n743
.sym 11731 $abc$51270$n771
.sym 11732 $abc$51270$n917
.sym 11733 $abc$51270$n785
.sym 11736 $2\UART_WR[0:0]
.sym 11737 $false
.sym 11738 $false
.sym 11739 $false
.sym 11740 $abc$51270$n796
.sym 11741 CLK$2$2
.sym 11742 $abc$51270$n35$2
.sym 11745 $abc$51270$n1871
.sym 11746 $abc$51270$n1874
.sym 11747 $abc$51270$n1454
.sym 11748 $abc$51270$n785
.sym 11750 ring_wr[2]
.sym 11817 $2\ring_wr[3:0][1]
.sym 11818 $2\ring_wr[3:0][3]
.sym 11819 $false
.sym 11820 $false
.sym 11823 wr_cnt[3]
.sym 11824 ring_wr[2]
.sym 11825 $false
.sym 11826 $false
.sym 11829 wr_cnt[3]
.sym 11830 ring_wr[1]
.sym 11831 ring_wr[3]
.sym 11832 ring_wr[2]
.sym 11835 $2\ring_wr[3:0][1]
.sym 11836 $2\ring_wr[3:0][3]
.sym 11837 $false
.sym 11838 $false
.sym 11841 int_tmr[0]
.sym 11842 $abc$51270$n771
.sym 11843 $false
.sym 11844 $false
.sym 11847 $abc$51270$n1219
.sym 11848 $abc$51270$n1220
.sym 11849 ring_wr[1]
.sym 11850 ring_wr[3]
.sym 11853 $abc$51270$n383
.sym 11854 $abc$51270$n394
.sym 11855 $abc$51270$n396
.sym 11856 $false
.sym 11859 $true$2
.sym 11860 $false
.sym 11861 $false
.sym 11862 $false
.sym 11863 $abc$51270$n917
.sym 11864 CLK$2$2
.sym 11865 $false
.sym 11867 $2\ring_wr[3:0][3]
.sym 11868 $2\ring_wr[3:0][2]
.sym 11869 $2\ring_wr[3:0][1]
.sym 11870 ring_wr[3]
.sym 11871 ring_wr[0]
.sym 11872 ring_wr[1]
.sym 11940 wr_cnt[1]
.sym 11941 ring_wr[0]
.sym 11942 $false
.sym 11943 $false
.sym 11946 $abc$51270$n1201
.sym 11947 $2\ring_wr[3:0][0]
.sym 11948 $abc$51270$n690
.sym 11949 $abc$51270$n22
.sym 11952 wr_cnt[1]
.sym 11953 ring_wr[0]
.sym 11954 wr_cnt[2]
.sym 11955 ring_wr[1]
.sym 11958 $abc$51270$n1197
.sym 11959 init_ram_cnt[1]
.sym 11960 init_ram_cnt[2]
.sym 11961 $abc$51270$n22
.sym 11964 $abc$51270$n1204
.sym 11965 $2\ring_wr[3:0][1]
.sym 11966 $abc$51270$n690
.sym 11967 $abc$51270$n22
.sym 11970 init_ram_cnt[1]
.sym 11971 $abc$51270$n1197
.sym 11972 $abc$51270$n22
.sym 11973 $abc$51270$n1200_1
.sym 11982 $abc$51270$n1203
.sym 11983 $abc$51270$n1205_1
.sym 11984 $false
.sym 11985 $false
.sym 11986 $abc$51270$n950$2
.sym 11987 CLK$2$2
.sym 11988 $false
.sym 12063 init_ram_cnt[2]
.sym 12064 init_ram_cnt[4]
.sym 12065 init_ram_cnt[6]
.sym 12066 init_ram_cnt[3]
.sym 12069 init_ram_cnt[1]
.sym 12070 $false
.sym 12071 $false
.sym 12072 $false
.sym 12075 init_ram_cnt[0]
.sym 12076 init_ram_cnt[1]
.sym 12077 $abc$51270$n731
.sym 12078 $false
.sym 12081 init_ram_cnt[0]
.sym 12082 $false
.sym 12083 $false
.sym 12084 $false
.sym 12087 init_ram_cnt[6]
.sym 12088 $false
.sym 12089 $false
.sym 12090 $false
.sym 12093 $false
.sym 12094 $false
.sym 12095 int_tmr[0]
.sym 12096 $false
.sym 12099 init_ram_cnt[4]
.sym 12100 $false
.sym 12101 $false
.sym 12102 $false
.sym 12105 init_ram_cnt[3]
.sym 12106 $false
.sym 12107 $false
.sym 12108 $false
.sym 12112 $abc$51270$n1197
.sym 12113 $abc$51270$n729
.sym 12116 $abc$51270$n184
.sym 12117 $abc$51270$n23
.sym 12118 $abc$51270$n191
.sym 12119 $abc$51270$n187
.sym 12148 $true
.sym 12185 init_ram_cnt[1]$2
.sym 12186 $false
.sym 12187 init_ram_cnt[1]
.sym 12188 $false
.sym 12189 $false
.sym 12191 $auto$alumacc.cc:474:replace_alu$9545.C[3]
.sym 12193 init_ram_cnt[2]
.sym 12194 $true$2
.sym 12197 $auto$alumacc.cc:474:replace_alu$9545.C[4]
.sym 12199 init_ram_cnt[3]
.sym 12200 $false
.sym 12203 $auto$alumacc.cc:474:replace_alu$9545.C[5]
.sym 12205 init_ram_cnt[4]
.sym 12206 $true$2
.sym 12209 $auto$alumacc.cc:474:replace_alu$9545.C[6]
.sym 12211 init_ram_cnt[5]
.sym 12212 $false
.sym 12215 $auto$alumacc.cc:474:replace_alu$9545.C[7]
.sym 12217 init_ram_cnt[6]
.sym 12218 $true$2
.sym 12221 $abc$51270$n22$2
.sym 12223 init_ram_cnt[7]
.sym 12224 $false
.sym 12231 $abc$51270$n22$2
.sym 12309 $abc$51270$n1404
.sym 12335 $abc$51270$n711
.sym 12336 $abc$51270$n33
.sym 12337 $abc$51270$n710
.sym 12339 KEYBOARD.report[6][4]
.sym 12340 KEYBOARD.report[6][6]
.sym 12341 KEYBOARD.report[6][3]
.sym 12342 KEYBOARD.report[6][1]
.sym 12410 KEYBOARD.kbd_code_hid[4]
.sym 12411 KEYBOARD.report[6][4]
.sym 12412 KEYBOARD.report[6][0]
.sym 12413 KEYBOARD.kbd_code_hid[0]
.sym 12416 KEYBOARD.kbd_code_hid[1]
.sym 12417 KEYBOARD.report[6][1]
.sym 12418 KEYBOARD.kbd_code_hid[6]
.sym 12419 KEYBOARD.report[6][6]
.sym 12422 KEYBOARD.kbd_code_hid[3]
.sym 12423 KEYBOARD.report[6][3]
.sym 12424 KEYBOARD.kbd_code_hid[7]
.sym 12425 KEYBOARD.report[6][7]
.sym 12428 $abc$51270$n947
.sym 12429 $abc$51270$n948
.sym 12430 $abc$51270$n949
.sym 12431 $abc$51270$n950_1
.sym 12434 $abc$51270$n1001
.sym 12435 $abc$51270$n1418$2
.sym 12436 $false
.sym 12437 $false
.sym 12440 KEYBOARD.kbd_code_hid[5]
.sym 12441 $false
.sym 12442 $false
.sym 12443 $false
.sym 12446 KEYBOARD.kbd_code_hid[7]
.sym 12447 $false
.sym 12448 $false
.sym 12449 $false
.sym 12452 KEYBOARD.kbd_code_hid[0]
.sym 12453 $false
.sym 12454 $false
.sym 12455 $false
.sym 12456 $abc$51270$n1313
.sym 12457 CLK$2$2
.sym 12458 $abc$51270$n27
.sym 12461 KBD_COLUMNS[4]$2
.sym 12463 $abc$51270$n899
.sym 12464 $abc$51270$n924
.sym 12465 $abc$51270$n952_1
.sym 12466 $abc$51270$n923
.sym 12467 $abc$51270$n1258
.sym 12468 $abc$51270$n1313
.sym 12469 $abc$51270$n1457_1
.sym 12470 KEYBOARD.isr
.sym 12573 KEYBOARD.report[6][0]
.sym 12574 KEYBOARD.report[6][1]
.sym 12575 KEYBOARD.report[6][2]
.sym 12576 KEYBOARD.report[6][3]
.sym 12579 I2C.FLT_SDA.out
.sym 12580 I2C.SDAF
.sym 12581 $abc$51270$n1011
.sym 12582 $false
.sym 12585 $abc$51270$n2334
.sym 12586 $abc$51270$n1012
.sym 12587 $false
.sym 12588 $false
.sym 12591 $abc$51270$n954
.sym 12592 $abc$51270$n955
.sym 12593 $false
.sym 12594 $false
.sym 12597 KEYBOARD.kbd_code_hid[2]
.sym 12598 KEYBOARD.report[6][2]
.sym 12599 KEYBOARD.kbd_code_hid[5]
.sym 12600 KEYBOARD.report[6][5]
.sym 12603 $abc$51270$n2333
.sym 12604 $abc$51270$n1629
.sym 12605 I2C.FLT_SDA.out
.sym 12606 I2C.SDAF
.sym 12609 KEYBOARD.report[6][4]
.sym 12610 KEYBOARD.report[6][5]
.sym 12611 KEYBOARD.report[6][6]
.sym 12612 KEYBOARD.report[6][7]
.sym 12615 KEYBOARD.kbd_code_hid[2]
.sym 12616 $false
.sym 12617 $false
.sym 12618 $false
.sym 12619 $abc$51270$n1313
.sym 12620 CLK$2$2
.sym 12621 $abc$51270$n27
.sym 12622 $abc$51270$n1857
.sym 12623 $abc$51270$n2315
.sym 12624 $abc$51270$n915
.sym 12625 $abc$51270$n907
.sym 12626 wr_cnt[1]
.sym 12627 wr_cnt[0]
.sym 12628 wr_cnt[2]
.sym 12629 wr_cnt[3]
.sym 12696 $abc$51270$n1123
.sym 12697 KEYBOARD.report[3][4]
.sym 12698 $false
.sym 12699 $false
.sym 12702 $abc$51270$n977
.sym 12703 $abc$51270$n973
.sym 12704 $abc$51270$n976
.sym 12705 $abc$51270$n1418$2
.sym 12708 KEYBOARD.kbd_code_hid[5]
.sym 12709 KEYBOARD.report[3][5]
.sym 12710 KEYBOARD.kbd_code_hid[6]
.sym 12711 KEYBOARD.report[3][6]
.sym 12714 KEYBOARD.kbd_code_hid[3]
.sym 12715 KEYBOARD.report[3][3]
.sym 12716 $false
.sym 12717 $false
.sym 12720 KEYBOARD.report[3][4]
.sym 12721 KEYBOARD.report[3][5]
.sym 12722 KEYBOARD.report[3][6]
.sym 12723 KEYBOARD.report[3][7]
.sym 12726 $abc$51270$n974_1
.sym 12727 KEYBOARD.kbd_code_hid[4]
.sym 12728 KEYBOARD.report[3][4]
.sym 12729 $abc$51270$n975
.sym 12732 KEYBOARD.report[6][6]
.sym 12733 $abc$51270$n1124
.sym 12734 $abc$51270$n1123
.sym 12735 KEYBOARD.report[3][6]
.sym 12738 $abc$51270$n2317
.sym 12739 $false
.sym 12740 $false
.sym 12741 $false
.sym 12742 $abc$51270$n1354
.sym 12743 CLK$2$2
.sym 12744 $abc$51270$n35$2
.sym 12745 $abc$51270$n1006
.sym 12746 $abc$51270$n981
.sym 12747 $abc$51270$n980
.sym 12748 $abc$51270$n908
.sym 12749 $abc$51270$n983
.sym 12750 $abc$51270$n982
.sym 12751 KEYBOARD.report[2][6]
.sym 12752 KEYBOARD.report[2][7]
.sym 12819 $abc$51270$n1123
.sym 12820 KEYBOARD.report[3][3]
.sym 12821 $abc$51270$n1113
.sym 12822 KEYBOARD.report[5][3]
.sym 12825 $abc$51270$n1115
.sym 12826 KEYBOARD.report[2][7]
.sym 12827 KEYBOARD.report[6][7]
.sym 12828 $abc$51270$n1124
.sym 12831 KEYBOARD.report[2][0]
.sym 12832 KEYBOARD.report[2][1]
.sym 12833 KEYBOARD.report[2][2]
.sym 12834 KEYBOARD.report[2][3]
.sym 12837 KEYBOARD.kbd_code_hid[1]
.sym 12838 KEYBOARD.report[2][1]
.sym 12839 KEYBOARD.kbd_code_hid[2]
.sym 12840 KEYBOARD.report[2][2]
.sym 12843 KEYBOARD.report[6][3]
.sym 12844 $abc$51270$n1124
.sym 12845 $abc$51270$n1153
.sym 12846 $false
.sym 12849 KEYBOARD.report[6][1]
.sym 12850 $abc$51270$n1124
.sym 12851 $abc$51270$n1113
.sym 12852 KEYBOARD.report[5][1]
.sym 12855 $abc$51270$n2312
.sym 12856 $false
.sym 12857 $false
.sym 12858 $false
.sym 12861 $abc$51270$n2311
.sym 12862 $false
.sym 12863 $false
.sym 12864 $false
.sym 12865 $abc$51270$n1365
.sym 12866 CLK$2$2
.sym 12867 $abc$51270$n35$2
.sym 12868 $abc$51270$n921_1
.sym 12869 $abc$51270$n1460_1
.sym 12870 $abc$51270$n1461
.sym 12871 $abc$51270$n1415
.sym 12872 $abc$51270$n920
.sym 12873 $abc$51270$n1459
.sym 12874 $abc$51270$n966
.sym 12875 KEYBOARD.report[4][6]
.sym 12942 $abc$51270$n1124
.sym 12943 KEYBOARD.report[6][4]
.sym 12944 $false
.sym 12945 $false
.sym 12948 KEYBOARD.report[4][4]
.sym 12949 $abc$51270$n1121
.sym 12950 $abc$51270$n1120
.sym 12951 $abc$51270$n1163_1
.sym 12954 KEYBOARD.report[2][1]
.sym 12955 $abc$51270$n1115
.sym 12956 $abc$51270$n1136
.sym 12957 $false
.sym 12960 $abc$51270$n1121
.sym 12961 KEYBOARD.report[4][6]
.sym 12962 $abc$51270$n1181
.sym 12963 $abc$51270$n1183
.sym 12966 KEYBOARD.report[3][7]
.sym 12967 $abc$51270$n1123
.sym 12968 KEYBOARD.report[4][7]
.sym 12969 $abc$51270$n1121
.sym 12972 $abc$51270$n1115
.sym 12973 KEYBOARD.report[2][6]
.sym 12974 $abc$51270$n1113
.sym 12975 KEYBOARD.report[5][6]
.sym 12978 $abc$51270$n1165
.sym 12979 $abc$51270$n1166
.sym 12980 $abc$51270$n1164
.sym 12981 $abc$51270$n1167
.sym 12984 $abc$51270$n2318
.sym 12985 $false
.sym 12986 $false
.sym 12987 $false
.sym 12988 $abc$51270$n1325
.sym 12989 CLK$2$2
.sym 12990 $abc$51270$n35$2
.sym 12991 $abc$51270$n2318
.sym 12992 $abc$51270$n912
.sym 12993 $abc$51270$n911
.sym 12994 $abc$51270$n902
.sym 12995 $abc$51270$n903
.sym 12996 $abc$51270$n913
.sym 12997 KEYBOARD.report[2][4]
.sym 12998 KEYBOARD.report[2][3]
.sym 13065 $abc$51270$n1117_1
.sym 13066 KEYBOARD.report[1][6]
.sym 13067 $false
.sym 13068 $false
.sym 13071 KEYBOARD.report[4][3]
.sym 13072 $abc$51270$n1121
.sym 13073 $abc$51270$n1117_1
.sym 13074 KEYBOARD.report[1][3]
.sym 13077 $abc$51270$n1180
.sym 13078 $abc$51270$n1469
.sym 13079 $abc$51270$n1185
.sym 13080 $abc$51270$n1120
.sym 13083 $abc$51270$n1118
.sym 13084 KEYBOARD.report[0][4]
.sym 13085 $abc$51270$n1115
.sym 13086 KEYBOARD.report[2][4]
.sym 13089 KEYBOARD.report[1][6]
.sym 13090 KEYBOARD.report[5][6]
.sym 13091 wr_cnt[2]
.sym 13092 $abc$51270$n1127
.sym 13095 KEYBOARD.report[2][3]
.sym 13096 $abc$51270$n1115
.sym 13097 $abc$51270$n1152_1
.sym 13098 $abc$51270$n1154
.sym 13101 $abc$51270$n1501
.sym 13102 $abc$51270$n1473
.sym 13103 $abc$51270$n1127
.sym 13104 $abc$51270$n1120
.sym 13107 $abc$51270$n2314
.sym 13108 $false
.sym 13109 $false
.sym 13110 $false
.sym 13111 $abc$51270$n1325
.sym 13112 CLK$2$2
.sym 13113 $abc$51270$n35$2
.sym 13114 $abc$51270$n1479
.sym 13115 $abc$51270$n1506
.sym 13116 $abc$51270$n880
.sym 13117 $abc$51270$n1478_1
.sym 13118 $abc$51270$n1507
.sym 13119 $abc$51270$n1505
.sym 13120 $abc$51270$n796_1
.sym 13121 I2C_HID_DESC.last_rd_request
.sym 13188 $abc$51270$n269
.sym 13189 wr_cnt[1]
.sym 13190 $false
.sym 13191 $false
.sym 13194 KEYBOARD.report[0][3]
.sym 13195 $abc$51270$n1118
.sym 13196 $abc$51270$n1120
.sym 13197 $abc$51270$n1151
.sym 13200 $false
.sym 13201 wr_cnt[0]
.sym 13202 $false
.sym 13203 $false
.sym 13206 KEYBOARD.report[0][3]
.sym 13207 KEYBOARD.report[1][3]
.sym 13208 $abc$51270$n1128
.sym 13209 $abc$51270$n1120
.sym 13212 KEYBOARD.kbd_code_hid[2]
.sym 13213 KEYBOARD.kbd_code_hid[1]
.sym 13214 KEYBOARD.kbd_code_hid[0]
.sym 13215 $false
.sym 13218 wr_cnt[2]
.sym 13219 $abc$51270$n269
.sym 13220 wr_cnt[1]
.sym 13221 $false
.sym 13224 KEYBOARD.report[0][3]
.sym 13225 $abc$51270$n27
.sym 13226 $abc$51270$n1352
.sym 13227 $false
.sym 13230 KEYBOARD.report[0][0]
.sym 13231 $abc$51270$n27
.sym 13232 $abc$51270$n912
.sym 13233 $false
.sym 13234 $abc$51270$n1381
.sym 13235 CLK$2$2
.sym 13236 $abc$51270$n35$2
.sym 13237 $abc$51270$n1420
.sym 13238 UART_TX_DATA[7]
.sym 13239 UART_TX_DATA[3]
.sym 13241 UART_TX_DATA[1]
.sym 13242 UART_TX_DATA[4]
.sym 13243 UART_TX_DATA[0]
.sym 13244 UART_TX_DATA[5]
.sym 13311 UART_TX_DATA[3]
.sym 13312 UART_TX_DATA[1]
.sym 13313 $abc$51270$n680
.sym 13314 $false
.sym 13317 REPORT_DATA.r_data[4]
.sym 13318 I2C_TX_DESC[4]
.sym 13319 I2C_OUT_DESC_MASK[4]
.sym 13320 $false
.sym 13323 KEYBOARD.kbd_code_hid[0]
.sym 13324 KEYBOARD.kbd_code_hid[1]
.sym 13325 KEYBOARD.kbd_code_hid[2]
.sym 13326 $false
.sym 13329 $abc$51270$n27
.sym 13330 KEYBOARD.kbd_code_hid[0]
.sym 13331 $false
.sym 13332 $false
.sym 13335 UART_TX_DATA[7]
.sym 13336 UART_TX_DATA[5]
.sym 13337 $abc$51270$n680
.sym 13338 $false
.sym 13341 UART_TX_DATA[2]
.sym 13342 UART_TX_DATA[0]
.sym 13343 $abc$51270$n680
.sym 13344 $false
.sym 13347 KEYBOARD.kbd_code_hid[1]
.sym 13348 KEYBOARD.kbd_code_hid[2]
.sym 13349 KEYBOARD.kbd_code_hid[0]
.sym 13350 $false
.sym 13353 I2C.byte_counter[3]
.sym 13354 $false
.sym 13355 $false
.sym 13356 $false
.sym 13357 $abc$51270$n1420
.sym 13358 CLK$2$2
.sym 13359 $abc$51270$n35$2
.sym 13360 $abc$51270$n1046_1
.sym 13361 $abc$51270$n937
.sym 13362 $abc$51270$n1054
.sym 13365 KEYBOARD.ROWS_EN[14]
.sym 13366 KEYBOARD.ROWS_EN[13]
.sym 13434 $2\uart_double_ff[0:0]
.sym 13435 I2C.wr
.sym 13436 last_wr
.sym 13437 $abc$51270$n769
.sym 13458 REPORT_DATA.r_data[0]
.sym 13459 I2C_HID_DESC.VAL[0]
.sym 13460 I2C_OUT_DESC_MASK[0]
.sym 13461 $false
.sym 13464 last_wr
.sym 13465 I2C.wr
.sym 13466 $false
.sym 13467 $false
.sym 13470 I2C.wr
.sym 13471 last_wr
.sym 13472 $false
.sym 13473 $false
.sym 13476 I2C.wr
.sym 13477 $false
.sym 13478 $false
.sym 13479 $false
.sym 13480 $abc$51270$n1149
.sym 13481 CLK$2$2
.sym 13482 $false
.sym 13483 $abc$51270$n837
.sym 13484 $abc$51270$n836
.sym 13485 $abc$51270$n828
.sym 13486 $abc$51270$n847
.sym 13487 $abc$51270$n827
.sym 13488 $abc$51270$n830
.sym 13489 $abc$51270$n1079
.sym 13490 $abc$51270$n860
.sym 13557 $abc$51270$n796_1
.sym 13558 $abc$51270$n757
.sym 13559 $abc$51270$n780
.sym 13560 $abc$51270$n795
.sym 13563 $abc$51270$n769
.sym 13564 I2C.FLT_SCL.RESET
.sym 13565 $false
.sym 13566 $false
.sym 13569 $abc$51270$n829
.sym 13570 $abc$51270$n848
.sym 13571 I2C_OUTPUT_TYPE[1]
.sym 13572 $false
.sym 13575 $abc$51270$n19
.sym 13576 $abc$51270$n769
.sym 13577 $abc$51270$n759
.sym 13578 $false
.sym 13581 i2c_input_data_type[0]
.sym 13582 i2c_input_data_type[1]
.sym 13583 i2c_input_data_type[3]
.sym 13584 $abc$51270$n848
.sym 13587 $abc$51270$n796_1
.sym 13588 $abc$51270$n757
.sym 13589 $abc$51270$n795
.sym 13590 $false
.sym 13593 $abc$51270$n1079
.sym 13594 $abc$51270$n1099
.sym 13595 $abc$51270$n860
.sym 13596 $abc$51270$n1096
.sym 13599 $abc$51270$n729
.sym 13600 $abc$51270$n690
.sym 13601 $false
.sym 13602 $false
.sym 13603 $abc$51270$n945
.sym 13604 CLK$2$2
.sym 13605 $abc$51270$n23$2
.sym 13606 $abc$51270$n728
.sym 13607 $abc$51270$n754
.sym 13608 $abc$51270$n737
.sym 13609 $abc$51270$n690
.sym 13610 $abc$51270$n1163
.sym 13611 $abc$51270$n756
.sym 13612 $abc$51270$n733
.sym 13613 last_isr
.sym 13680 $abc$51270$n772
.sym 13681 $2\uart_double_ff[0:0]
.sym 13682 $abc$51270$n842_1
.sym 13683 $false
.sym 13686 $abc$51270$n780
.sym 13687 $abc$51270$n779
.sym 13688 $abc$51270$n758
.sym 13689 I2C.FLT_SCL.RESET
.sym 13692 $abc$51270$n729
.sym 13693 $abc$51270$n22
.sym 13694 $false
.sym 13695 $false
.sym 13698 $abc$51270$n756
.sym 13699 $abc$51270$n764
.sym 13700 $abc$51270$n757
.sym 13701 $false
.sym 13704 $abc$51270$n758
.sym 13705 $abc$51270$n728
.sym 13706 $abc$51270$n755
.sym 13707 $false
.sym 13710 $abc$51270$n756
.sym 13711 $abc$51270$n764
.sym 13712 $abc$51270$n776
.sym 13713 $false
.sym 13716 $abc$51270$n22
.sym 13717 $abc$51270$n729
.sym 13718 I2C.FLT_SCL.RESET
.sym 13719 $false
.sym 13722 $abc$51270$n761
.sym 13723 $abc$51270$n1149
.sym 13724 $abc$51270$n755
.sym 13725 $abc$51270$n779
.sym 13729 $abc$51270$n791
.sym 13730 $abc$51270$n769
.sym 13731 $abc$51270$n788
.sym 13732 $abc$51270$n735
.sym 13733 $abc$51270$n734
.sym 13734 $abc$51270$n736
.sym 13735 $abc$51270$n759
.sym 13736 LED1$2
.sym 13803 $abc$51270$n771
.sym 13804 $abc$51270$n1149
.sym 13805 $abc$51270$n917
.sym 13806 $abc$51270$n776
.sym 13809 $abc$51270$n759
.sym 13810 $abc$51270$n917
.sym 13811 $abc$51270$n774
.sym 13812 $false
.sym 13815 $abc$51270$n739
.sym 13816 UART.tx_activity
.sym 13817 uart_double_ff
.sym 13818 last_uart_active
.sym 13821 $abc$51270$n739
.sym 13822 $abc$51270$n769
.sym 13823 $false
.sym 13824 $false
.sym 13827 $abc$51270$n771
.sym 13828 $abc$51270$n778
.sym 13829 $abc$51270$n773
.sym 13830 $false
.sym 13833 $abc$51270$n772
.sym 13834 $abc$51270$n744
.sym 13835 $false
.sym 13836 $false
.sym 13839 $abc$51270$n769
.sym 13840 $abc$51270$n762
.sym 13841 $abc$51270$n775
.sym 13842 $false
.sym 13845 $2\uart_double_ff[0:0]
.sym 13846 $false
.sym 13847 $false
.sym 13848 $false
.sym 13849 $abc$51270$n1168
.sym 13850 CLK$2$2
.sym 13851 $abc$51270$n35$2
.sym 13852 $abc$51270$n761
.sym 13853 $abc$51270$n687
.sym 13854 $abc$51270$n917
.sym 13855 $abc$51270$n974
.sym 13856 $abc$51270$n762
.sym 13857 $abc$51270$n767
.sym 13858 $abc$51270$n838
.sym 13859 report_data_radr[0]
.sym 13888 $true
.sym 13925 ring_wr[0]$2
.sym 13926 $false
.sym 13927 ring_wr[0]
.sym 13928 $false
.sym 13929 $false
.sym 13931 $auto$alumacc.cc:474:replace_alu$9579.C[2]
.sym 13933 $false
.sym 13934 ring_wr[1]
.sym 13937 $auto$alumacc.cc:474:replace_alu$9579.C[3]
.sym 13938 $false
.sym 13939 $false
.sym 13940 ring_wr[2]
.sym 13941 $auto$alumacc.cc:474:replace_alu$9579.C[2]
.sym 13943 $auto$alumacc.cc:474:replace_alu$9579.C[4]
.sym 13944 $false
.sym 13945 $false
.sym 13946 ring_wr[3]
.sym 13947 $auto$alumacc.cc:474:replace_alu$9579.C[3]
.sym 13950 $false
.sym 13951 $false
.sym 13952 $false
.sym 13953 $auto$alumacc.cc:474:replace_alu$9579.C[4]
.sym 13956 $abc$51270$n759
.sym 13957 $abc$51270$n768
.sym 13958 $abc$51270$n776
.sym 13959 $false
.sym 13968 $2\ring_wr[3:0][2]
.sym 13969 $false
.sym 13970 $false
.sym 13971 $false
.sym 13972 $abc$51270$n921
.sym 13973 CLK$2$2
.sym 13974 $abc$51270$n35$2
.sym 13975 $abc$51270$n740
.sym 13976 $abc$51270$n1089
.sym 13977 $abc$51270$n1865
.sym 13978 $2\ring_wr[3:0][0]
.sym 13979 $abc$51270$n741
.sym 13980 $abc$51270$n742
.sym 13981 $abc$51270$n1091
.sym 13982 $abc$51270$n1088
.sym 14055 $abc$51270$n1874
.sym 14056 ring_wr[3]
.sym 14057 $abc$51270$n1091
.sym 14058 $false
.sym 14061 $abc$51270$n1871
.sym 14062 ring_wr[2]
.sym 14063 $abc$51270$n1091
.sym 14064 $false
.sym 14067 $abc$51270$n1091
.sym 14068 ring_wr[0]
.sym 14069 ring_wr[1]
.sym 14070 $false
.sym 14073 $2\ring_wr[3:0][3]
.sym 14074 $false
.sym 14075 $false
.sym 14076 $false
.sym 14079 $2\ring_wr[3:0][0]
.sym 14080 $false
.sym 14081 $false
.sym 14082 $false
.sym 14085 $2\ring_wr[3:0][1]
.sym 14086 $false
.sym 14087 $false
.sym 14088 $false
.sym 14095 $abc$51270$n921
.sym 14096 CLK$2$2
.sym 14097 $abc$51270$n35$2
.sym 14098 $abc$51270$n2413
.sym 14099 report_data_radr[7]
.sym 14100 report_data_radr[5]
.sym 14101 report_data_radr[6]
.sym 14102 report_data_radr[4]
.sym 14104 report_data_radr[3]
.sym 14105 report_data_radr[2]
.sym 14134 $true
.sym 14171 $abc$51270$n194$2
.sym 14172 $false
.sym 14173 $abc$51270$n194
.sym 14174 $false
.sym 14175 $false
.sym 14177 $auto$alumacc.cc:474:replace_alu$9534.C[2]
.sym 14179 $true$2
.sym 14180 $abc$51270$n1918
.sym 14183 $auto$alumacc.cc:474:replace_alu$9534.C[3]
.sym 14185 $false
.sym 14186 $abc$51270$n191
.sym 14189 $auto$alumacc.cc:474:replace_alu$9534.C[4]
.sym 14191 $true$2
.sym 14192 $abc$51270$n2475
.sym 14195 $auto$alumacc.cc:474:replace_alu$9534.C[5]
.sym 14197 $false
.sym 14198 $abc$51270$n188
.sym 14201 $auto$alumacc.cc:474:replace_alu$9534.C[6]
.sym 14203 $false
.sym 14204 $abc$51270$n187
.sym 14207 $auto$alumacc.cc:474:replace_alu$9534.C[7]
.sym 14209 $false
.sym 14210 $abc$51270$n185
.sym 14213 $abc$51270$n2423
.sym 14215 $false
.sym 14216 $abc$51270$n184
.sym 14223 $abc$51270$n1788
.sym 14224 $abc$51270$n1791
.sym 14225 $abc$51270$n1794
.sym 14226 $abc$51270$n1797
.sym 14227 $abc$51270$n1800
.sym 14228 $abc$51270$n1803
.sym 14295 init_ram_cnt[7]
.sym 14296 init_ram_cnt[5]
.sym 14297 $abc$51270$n730
.sym 14298 $abc$51270$n2423
.sym 14301 $abc$51270$n730
.sym 14302 init_ram_cnt[7]
.sym 14303 init_ram_cnt[5]
.sym 14304 $false
.sym 14319 init_ram_cnt[7]
.sym 14320 $false
.sym 14321 $false
.sym 14322 $false
.sym 14325 $abc$51270$n22
.sym 14326 $false
.sym 14327 $false
.sym 14328 $false
.sym 14331 init_ram_cnt[2]
.sym 14332 $false
.sym 14333 $false
.sym 14334 $false
.sym 14337 init_ram_cnt[5]
.sym 14338 $false
.sym 14339 $false
.sym 14340 $false
.sym 14388 $abc$51270$n23
.sym 14418 $abc$51270$n33
.sym 14446 $abc$51270$n706
.sym 14447 $abc$51270$n942
.sym 14448 KEYBOARD.COLS_SHADOW[5]
.sym 14449 KEYBOARD.COLS_SHADOW[4]
.sym 14519 $abc$51270$n394
.sym 14520 $abc$51270$n383
.sym 14521 $abc$51270$n396
.sym 14522 $false
.sym 14525 KEYBOARD.init_ram_cnt[8]
.sym 14526 $false
.sym 14527 $false
.sym 14528 $false
.sym 14531 KEYBOARD.COLS_SHADOW[5]
.sym 14532 $abc$51270$n711
.sym 14533 $false
.sym 14534 $false
.sym 14543 KEYBOARD.kbd_code_hid[4]
.sym 14544 $false
.sym 14545 $false
.sym 14546 $false
.sym 14549 KEYBOARD.kbd_code_hid[6]
.sym 14550 $false
.sym 14551 $false
.sym 14552 $false
.sym 14555 KEYBOARD.kbd_code_hid[3]
.sym 14556 $false
.sym 14557 $false
.sym 14558 $false
.sym 14561 KEYBOARD.kbd_code_hid[1]
.sym 14562 $false
.sym 14563 $false
.sym 14564 $false
.sym 14565 $abc$51270$n1313
.sym 14566 CLK$2$2
.sym 14567 $abc$51270$n27
.sym 14570 KBD_COLUMNS[5]$2
.sym 14572 $abc$51270$n938
.sym 14573 $abc$51270$n985
.sym 14574 $abc$51270$n910
.sym 14575 $abc$51270$n900
.sym 14576 $abc$51270$n925
.sym 14577 $abc$51270$n935
.sym 14578 $abc$51270$n898
.sym 14579 $abc$51270$n968_1
.sym 14682 $abc$51270$n27
.sym 14683 $abc$51270$n915
.sym 14684 $abc$51270$n910
.sym 14685 $false
.sym 14688 $abc$51270$n926
.sym 14689 $abc$51270$n925
.sym 14690 $false
.sym 14691 $false
.sym 14694 $abc$51270$n953
.sym 14695 $abc$51270$n1418$2
.sym 14696 $abc$51270$n926
.sym 14697 $false
.sym 14700 $abc$51270$n924
.sym 14701 $abc$51270$n930
.sym 14702 $abc$51270$n27
.sym 14703 $false
.sym 14706 $abc$51270$n1418$2
.sym 14707 $abc$51270$n923
.sym 14708 $abc$51270$n935
.sym 14709 $abc$51270$n898
.sym 14712 $abc$51270$n920
.sym 14713 $abc$51270$n899
.sym 14714 $abc$51270$n1457_1
.sym 14715 $abc$51270$n935
.sym 14718 $abc$51270$n952_1
.sym 14719 $abc$51270$n946
.sym 14720 $abc$51270$n27
.sym 14721 $abc$51270$n910
.sym 14724 $abc$51270$n27
.sym 14725 $abc$51270$n953
.sym 14726 $abc$51270$n924
.sym 14727 $abc$51270$n911
.sym 14728 $abc$51270$n1415
.sym 14729 CLK$2$2
.sym 14730 $abc$51270$n35$2
.sym 14733 $abc$51270$n1860
.sym 14734 $abc$51270$n1862
.sym 14735 $abc$51270$n958
.sym 14736 $abc$51270$n1325
.sym 14737 $abc$51270$n959
.sym 14738 $abc$51270$n1354
.sym 14805 $false
.sym 14806 $false
.sym 14807 wr_cnt[0]
.sym 14808 $false
.sym 14811 $abc$51270$n27
.sym 14812 KEYBOARD.kbd_code_hid[4]
.sym 14813 $false
.sym 14814 $false
.sym 14817 $abc$51270$n916
.sym 14818 $abc$51270$n917_1
.sym 14819 $false
.sym 14820 $false
.sym 14823 $abc$51270$n908
.sym 14824 $abc$51270$n909
.sym 14825 $false
.sym 14826 $false
.sym 14829 $abc$51270$n690
.sym 14830 $abc$51270$n796_1
.sym 14831 wr_cnt[0]
.sym 14832 wr_cnt[1]
.sym 14835 $abc$51270$n796_1
.sym 14836 $abc$51270$n1857
.sym 14837 $abc$51270$n690
.sym 14838 $false
.sym 14841 $abc$51270$n690
.sym 14842 $abc$51270$n796_1
.sym 14843 $abc$51270$n1860
.sym 14844 $false
.sym 14847 $abc$51270$n690
.sym 14848 $abc$51270$n796_1
.sym 14849 $abc$51270$n1862
.sym 14850 $false
.sym 14851 $abc$51270$n937
.sym 14852 CLK$2$2
.sym 14853 $abc$51270$n35$2
.sym 14854 $abc$51270$n936
.sym 14855 $abc$51270$n1190
.sym 14856 $abc$51270$n1365
.sym 14857 $abc$51270$n970
.sym 14858 $abc$51270$n937_1
.sym 14859 $abc$51270$n979
.sym 14860 $abc$51270$n960
.sym 14861 I2C.received_byte[1]
.sym 14928 $abc$51270$n1461
.sym 14929 $abc$51270$n930
.sym 14930 $abc$51270$n946
.sym 14931 $abc$51270$n980
.sym 14934 KEYBOARD.kbd_code_hid[3]
.sym 14935 KEYBOARD.report[2][3]
.sym 14936 KEYBOARD.kbd_code_hid[7]
.sym 14937 KEYBOARD.report[2][7]
.sym 14940 $abc$51270$n981
.sym 14941 $abc$51270$n982
.sym 14942 $abc$51270$n983
.sym 14943 $abc$51270$n984
.sym 14946 KEYBOARD.report[2][4]
.sym 14947 KEYBOARD.report[2][5]
.sym 14948 KEYBOARD.report[2][6]
.sym 14949 KEYBOARD.report[2][7]
.sym 14952 KEYBOARD.kbd_code_hid[4]
.sym 14953 KEYBOARD.report[2][4]
.sym 14954 KEYBOARD.kbd_code_hid[5]
.sym 14955 KEYBOARD.report[2][5]
.sym 14958 KEYBOARD.kbd_code_hid[0]
.sym 14959 KEYBOARD.report[2][0]
.sym 14960 KEYBOARD.kbd_code_hid[6]
.sym 14961 KEYBOARD.report[2][6]
.sym 14964 $abc$51270$n2317
.sym 14965 $false
.sym 14966 $false
.sym 14967 $false
.sym 14970 $abc$51270$n2318
.sym 14971 $false
.sym 14972 $false
.sym 14973 $false
.sym 14974 $abc$51270$n1365
.sym 14975 CLK$2$2
.sym 14976 $abc$51270$n35$2
.sym 14977 $abc$51270$n1265
.sym 14978 $abc$51270$n901
.sym 14979 $abc$51270$n995
.sym 14980 I2C_TRANS
.sym 14981 $abc$51270$n871_1
.sym 14982 $abc$51270$n869
.sym 14983 $abc$51270$n1374
.sym 14984 I2C.is_read
.sym 15051 KEYBOARD.report[4][4]
.sym 15052 KEYBOARD.report[4][5]
.sym 15053 KEYBOARD.report[4][6]
.sym 15054 KEYBOARD.report[4][7]
.sym 15057 KEYBOARD.kbd_code_hid[1]
.sym 15058 KEYBOARD.report[4][1]
.sym 15059 KEYBOARD.kbd_code_hid[6]
.sym 15060 KEYBOARD.report[4][6]
.sym 15063 $abc$51270$n1459
.sym 15064 $abc$51270$n1460_1
.sym 15065 $abc$51270$n963
.sym 15066 $abc$51270$n966
.sym 15069 $abc$51270$n1495
.sym 15070 $abc$51270$n1006
.sym 15071 $abc$51270$n972
.sym 15072 $abc$51270$n1257
.sym 15075 $abc$51270$n921_1
.sym 15076 $abc$51270$n922
.sym 15077 $false
.sym 15078 $false
.sym 15081 KEYBOARD.kbd_code_hid[3]
.sym 15082 KEYBOARD.report[4][3]
.sym 15083 KEYBOARD.kbd_code_hid[4]
.sym 15084 KEYBOARD.report[4][4]
.sym 15087 KEYBOARD.kbd_code_hid[5]
.sym 15088 KEYBOARD.report[4][5]
.sym 15089 KEYBOARD.kbd_code_hid[7]
.sym 15090 KEYBOARD.report[4][7]
.sym 15093 $abc$51270$n2317
.sym 15094 $false
.sym 15095 $false
.sym 15096 $false
.sym 15097 $abc$51270$n1325
.sym 15098 CLK$2$2
.sym 15099 $abc$51270$n35$2
.sym 15100 $abc$51270$n1495
.sym 15101 $abc$51270$n2193
.sym 15102 $abc$51270$n1320
.sym 15103 $abc$51270$n1381
.sym 15104 $abc$51270$n918
.sym 15105 $abc$51270$n971
.sym 15106 $abc$51270$n919
.sym 15107 KEYBOARD.report[1][3]
.sym 15174 $abc$51270$n27
.sym 15175 KEYBOARD.kbd_code_hid[7]
.sym 15176 $false
.sym 15177 $false
.sym 15180 KEYBOARD.kbd_code_hid[0]
.sym 15181 KEYBOARD.kbd_code_hid[1]
.sym 15182 KEYBOARD.kbd_code_hid[2]
.sym 15183 $false
.sym 15186 KEYBOARD.kbd_code_hid[6]
.sym 15187 $abc$51270$n913
.sym 15188 $abc$51270$n912
.sym 15189 $false
.sym 15192 KEYBOARD.kbd_code_hid[3]
.sym 15193 KEYBOARD.kbd_code_hid[4]
.sym 15194 $abc$51270$n903
.sym 15195 $false
.sym 15198 KEYBOARD.kbd_code_hid[5]
.sym 15199 KEYBOARD.kbd_code_hid[6]
.sym 15200 KEYBOARD.kbd_code_hid[7]
.sym 15201 $false
.sym 15204 KEYBOARD.kbd_code_hid[3]
.sym 15205 KEYBOARD.kbd_code_hid[4]
.sym 15206 KEYBOARD.kbd_code_hid[5]
.sym 15207 KEYBOARD.kbd_code_hid[7]
.sym 15210 $abc$51270$n2315
.sym 15211 $false
.sym 15212 $false
.sym 15213 $false
.sym 15216 $abc$51270$n2314
.sym 15217 $false
.sym 15218 $false
.sym 15219 $false
.sym 15220 $abc$51270$n1365
.sym 15221 CLK$2$2
.sym 15222 $abc$51270$n35$2
.sym 15223 $abc$51270$n1252
.sym 15224 $abc$51270$n1283
.sym 15225 $abc$51270$n1225
.sym 15226 $abc$51270$n1257
.sym 15227 $abc$51270$n1200
.sym 15228 $abc$51270$n1282
.sym 15229 $abc$51270$n1497
.sym 15230 I2C.received_byte[3]
.sym 15297 $abc$51270$n1050
.sym 15298 $abc$51270$n1058
.sym 15299 $abc$51270$n307
.sym 15300 $abc$51270$n880
.sym 15303 $abc$51270$n1048
.sym 15304 $abc$51270$n1044
.sym 15305 $abc$51270$n307
.sym 15306 $abc$51270$n1505
.sym 15309 $abc$51270$n875
.sym 15310 $abc$51270$n305
.sym 15311 $false
.sym 15312 $false
.sym 15315 $abc$51270$n1046_1
.sym 15316 $abc$51270$n1054
.sym 15317 $abc$51270$n307
.sym 15318 $abc$51270$n877
.sym 15321 $abc$51270$n1506
.sym 15322 $abc$51270$n305
.sym 15323 $abc$51270$n1478_1
.sym 15324 $abc$51270$n1479
.sym 15327 $abc$51270$n1056
.sym 15328 $abc$51270$n1052
.sym 15329 $abc$51270$n307
.sym 15330 $abc$51270$n875
.sym 15333 wr_cnt[0]
.sym 15334 wr_cnt[2]
.sym 15335 wr_cnt[1]
.sym 15336 wr_cnt[3]
.sym 15339 I2C.wr
.sym 15340 $false
.sym 15341 $false
.sym 15342 $false
.sym 15343 $true
.sym 15344 CLK$2$2
.sym 15345 $abc$51270$n35$2
.sym 15346 $abc$51270$n694
.sym 15347 $abc$51270$n1254
.sym 15349 $abc$51270$n1418
.sym 15350 $abc$51270$n695
.sym 15351 $abc$51270$n1253
.sym 15352 $abc$51270$n1255
.sym 15353 I2C.received_byte[7]
.sym 15420 I2C_HID_DESC.last_rd_request
.sym 15421 I2C.wr
.sym 15422 I2C.FLT_SCL.RESET
.sym 15423 $false
.sym 15426 I2C.received_byte[7]
.sym 15427 $abc$51270$n1058
.sym 15428 I2C.is_read
.sym 15429 $false
.sym 15432 I2C.received_byte[3]
.sym 15433 $abc$51270$n1050
.sym 15434 I2C.is_read
.sym 15435 $false
.sym 15444 I2C.received_byte[1]
.sym 15445 $abc$51270$n1046_1
.sym 15446 I2C.is_read
.sym 15447 $false
.sym 15450 I2C.received_byte[4]
.sym 15451 $abc$51270$n1052
.sym 15452 I2C.is_read
.sym 15453 $false
.sym 15456 I2C.received_byte[0]
.sym 15457 $abc$51270$n1044
.sym 15458 I2C.is_read
.sym 15459 $false
.sym 15462 I2C.received_byte[5]
.sym 15463 $abc$51270$n1054
.sym 15464 I2C.is_read
.sym 15465 $false
.sym 15466 $abc$51270$n799
.sym 15467 CLK$2$2
.sym 15468 $abc$51270$n19
.sym 15469 $abc$51270$n1497_1
.sym 15470 $abc$51270$n861
.sym 15471 $abc$51270$n814
.sym 15472 $abc$51270$n1498
.sym 15473 $abc$51270$n1499_1
.sym 15474 i2c_input_data_type[1]
.sym 15475 i2c_input_data_type[0]
.sym 15476 i2c_input_data_type[2]
.sym 15543 REPORT_DATA.r_data[1]
.sym 15544 I2C_HID_DESC.VAL[1]
.sym 15545 I2C_OUT_DESC_MASK[1]
.sym 15546 $false
.sym 15549 $abc$51270$n769
.sym 15550 $abc$51270$n754
.sym 15551 $false
.sym 15552 $false
.sym 15555 REPORT_DATA.r_data[5]
.sym 15556 I2C_TX_DESC[5]
.sym 15557 I2C_OUT_DESC_MASK[5]
.sym 15558 $false
.sym 15573 $abc$51270$n2581
.sym 15574 $false
.sym 15575 $false
.sym 15576 $false
.sym 15579 $abc$51270$n2580
.sym 15580 $false
.sym 15581 $false
.sym 15582 $false
.sym 15589 $abc$51270$n1404$2
.sym 15590 CLK$2$2
.sym 15591 $abc$51270$n31
.sym 15592 $abc$51270$n839
.sym 15593 $abc$51270$n1112
.sym 15594 $abc$51270$n1455
.sym 15595 $abc$51270$n1086
.sym 15596 $abc$51270$n21
.sym 15597 $abc$51270$n693
.sym 15598 $abc$51270$n840
.sym 15599 i2c_input_data_type[3]
.sym 15666 I2C.is_read
.sym 15667 $abc$51270$n917
.sym 15668 I2C.FLT_SCL.RESET
.sym 15669 $abc$51270$n776
.sym 15672 I2C.is_read
.sym 15673 $abc$51270$n759
.sym 15674 $abc$51270$n837
.sym 15675 $false
.sym 15678 I2C.received_byte[1]
.sym 15679 I2C.received_byte[0]
.sym 15680 $abc$51270$n829
.sym 15681 $false
.sym 15684 $abc$51270$n848
.sym 15685 i2c_input_data_type[0]
.sym 15686 $false
.sym 15687 $false
.sym 15690 $abc$51270$n729
.sym 15691 $abc$51270$n828
.sym 15692 $abc$51270$n809
.sym 15693 $abc$51270$n830
.sym 15696 I2C.is_read
.sym 15697 I2C.byte_counter[1]
.sym 15698 I2C.FLT_SCL.RESET
.sym 15699 I2C.byte_counter[0]
.sym 15702 $abc$51270$n848
.sym 15703 i2c_input_data_type[1]
.sym 15704 $false
.sym 15705 $false
.sym 15708 $abc$51270$n848
.sym 15709 i2c_input_data_type[2]
.sym 15710 $false
.sym 15711 $false
.sym 15715 $abc$51270$n835
.sym 15716 $abc$51270$n834
.sym 15717 $abc$51270$n812
.sym 15718 $abc$51270$n829
.sym 15719 $abc$51270$n832
.sym 15720 $abc$51270$n831
.sym 15721 $abc$51270$n833
.sym 15722 $abc$51270$n850
.sym 15789 $abc$51270$n729
.sym 15790 I2C.FLT_SCL.RESET
.sym 15791 $false
.sym 15792 $false
.sym 15795 $abc$51270$n756
.sym 15796 $abc$51270$n764
.sym 15797 $abc$51270$n755
.sym 15798 $false
.sym 15801 KEYBOARD.isr
.sym 15802 last_isr
.sym 15803 $abc$51270$n738
.sym 15804 $false
.sym 15807 last_isr
.sym 15808 KEYBOARD.isr
.sym 15809 $false
.sym 15810 $false
.sym 15813 I2C.FLT_SCL.RESET
.sym 15814 KEYBOARD.isr
.sym 15815 last_isr
.sym 15816 $abc$51270$n755
.sym 15819 KEYBOARD.isr
.sym 15820 last_isr
.sym 15821 $false
.sym 15822 $false
.sym 15825 $abc$51270$n734
.sym 15826 $abc$51270$n757
.sym 15827 $abc$51270$n759
.sym 15828 $abc$51270$n754
.sym 15831 KEYBOARD.isr
.sym 15832 $false
.sym 15833 $false
.sym 15834 $false
.sym 15835 $abc$51270$n1163
.sym 15836 CLK$2$2
.sym 15837 $abc$51270$n35$2
.sym 15838 $abc$51270$n789
.sym 15839 $abc$51270$n765
.sym 15840 $abc$51270$n799_1
.sym 15841 $abc$51270$n968
.sym 15842 $abc$51270$n1117
.sym 15843 $abc$51270$n934
.sym 15844 $abc$51270$n790
.sym 15845 COM_DCD$2
.sym 15912 $abc$51270$n737
.sym 15913 $abc$51270$n739
.sym 15914 $abc$51270$n22
.sym 15915 $false
.sym 15918 $abc$51270$n729
.sym 15919 $abc$51270$n737
.sym 15920 I2C.FLT_SCL.RESET
.sym 15921 $abc$51270$n22
.sym 15924 $abc$51270$n765
.sym 15925 $abc$51270$n768
.sym 15926 $abc$51270$n1448
.sym 15927 $abc$51270$n733
.sym 15930 $abc$51270$n743
.sym 15931 UART_WR
.sym 15932 $abc$51270$n736
.sym 15933 $abc$51270$n740
.sym 15936 $abc$51270$n764
.sym 15937 $abc$51270$n735
.sym 15938 $abc$51270$n744
.sym 15939 $false
.sym 15942 $abc$51270$n739
.sym 15943 $abc$51270$n737
.sym 15944 $false
.sym 15945 $false
.sym 15948 $abc$51270$n728
.sym 15949 $abc$51270$n737
.sym 15950 $abc$51270$n739
.sym 15951 $abc$51270$n22
.sym 15954 $abc$51270$n690
.sym 15955 $abc$51270$n687
.sym 15956 I2C.FLT_SCL.RESET
.sym 15957 $false
.sym 15958 $abc$51270$n788
.sym 15959 CLK$2$2
.sym 15960 $false
.sym 15961 $abc$51270$n1392
.sym 15963 $abc$51270$n1152
.sym 15964 $abc$51270$n2581
.sym 15965 $abc$51270$n2580
.sym 15966 $2\uart_double_ff[0:0]
.sym 15968 last_trans
.sym 16035 $abc$51270$n764
.sym 16036 $abc$51270$n736
.sym 16037 $abc$51270$n762
.sym 16038 $false
.sym 16041 I2C_TRANS
.sym 16042 last_trans
.sym 16043 $false
.sym 16044 $false
.sym 16047 $abc$51270$n728
.sym 16048 $abc$51270$n736
.sym 16049 $abc$51270$n767
.sym 16050 $false
.sym 16053 $abc$51270$n759
.sym 16054 $abc$51270$n753
.sym 16055 I2C.is_read
.sym 16056 $false
.sym 16059 I2C_TRANS
.sym 16060 last_trans
.sym 16061 $abc$51270$n19
.sym 16062 $false
.sym 16065 $abc$51270$n687
.sym 16066 $abc$51270$n19
.sym 16067 $abc$51270$n22
.sym 16068 $false
.sym 16071 $abc$51270$n19
.sym 16072 $abc$51270$n769
.sym 16073 $abc$51270$n761
.sym 16074 $false
.sym 16077 $false
.sym 16078 $false
.sym 16079 report_data_radr[0]
.sym 16080 $false
.sym 16081 $abc$51270$n974
.sym 16082 CLK$2$2
.sym 16083 $abc$51270$n21
.sym 16084 $abc$51270$n2532
.sym 16085 $10\ring_rd[3:0][2]
.sym 16087 $10\ring_rd[3:0][3]
.sym 16088 $10\ring_rd[3:0][0]
.sym 16089 $abc$51270$n2411
.sym 16090 $10\ring_rd[3:0][1]
.sym 16091 report_data_radr[1]
.sym 16158 ring_rd[2]
.sym 16159 ring_wr[2]
.sym 16160 $abc$51270$n741
.sym 16161 $abc$51270$n742
.sym 16164 ring_rd[0]
.sym 16165 $abc$51270$n1865
.sym 16166 ring_rd[2]
.sym 16167 $abc$51270$n1871
.sym 16170 $false
.sym 16171 $false
.sym 16172 ring_wr[0]
.sym 16173 $false
.sym 16176 $abc$51270$n741
.sym 16177 $abc$51270$n1088
.sym 16178 ring_wr[0]
.sym 16179 $abc$51270$n1865
.sym 16182 ring_rd[1]
.sym 16183 ring_wr[1]
.sym 16184 $false
.sym 16185 $false
.sym 16188 ring_rd[0]
.sym 16189 ring_wr[0]
.sym 16190 ring_rd[3]
.sym 16191 ring_wr[3]
.sym 16194 $abc$51270$n741
.sym 16195 ring_wr[0]
.sym 16196 $abc$51270$n1088
.sym 16197 $false
.sym 16200 $abc$51270$n1454
.sym 16201 ring_rd[3]
.sym 16202 $abc$51270$n1874
.sym 16203 $abc$51270$n1089
.sym 16208 $abc$51270$n1796
.sym 16209 $abc$51270$n1799
.sym 16210 $abc$51270$n1802
.sym 16211 ring_rd[1]
.sym 16212 ring_rd[3]
.sym 16213 ring_rd[2]
.sym 16214 ring_rd[0]
.sym 16281 $10\ring_rd[3:0][0]
.sym 16282 $10\ring_rd[3:0][2]
.sym 16283 $false
.sym 16284 $false
.sym 16287 $abc$51270$n1803
.sym 16288 $abc$51270$n1802
.sym 16289 $abc$51270$n21
.sym 16290 $false
.sym 16293 $abc$51270$n1797
.sym 16294 $abc$51270$n1796
.sym 16295 $abc$51270$n21
.sym 16296 $false
.sym 16299 $abc$51270$n1800
.sym 16300 $abc$51270$n1799
.sym 16301 $abc$51270$n21
.sym 16302 $false
.sym 16305 $abc$51270$n1794
.sym 16306 $abc$51270$n2413
.sym 16307 $abc$51270$n2411
.sym 16308 $abc$51270$n21
.sym 16317 $abc$51270$n1791
.sym 16318 $10\ring_rd[3:0][0]
.sym 16319 $10\ring_rd[3:0][2]
.sym 16320 $abc$51270$n21
.sym 16323 $abc$51270$n1788
.sym 16324 $10\ring_rd[3:0][1]
.sym 16325 $abc$51270$n21
.sym 16326 $false
.sym 16327 $abc$51270$n974
.sym 16328 CLK$2$2
.sym 16329 $false
.sym 16332 $abc$51270$n1781
.sym 16333 $abc$51270$n1784
.sym 16335 KEYBOARD.ROWS_EN[6]
.sym 16366 $true
.sym 16403 report_data_radr[0]$2
.sym 16404 $false
.sym 16405 report_data_radr[0]
.sym 16406 $false
.sym 16407 $false
.sym 16409 $auto$alumacc.cc:474:replace_alu$9588.C[2]
.sym 16411 $false
.sym 16412 report_data_radr[1]
.sym 16415 $auto$alumacc.cc:474:replace_alu$9588.C[3]
.sym 16416 $false
.sym 16417 $false
.sym 16418 report_data_radr[2]
.sym 16419 $auto$alumacc.cc:474:replace_alu$9588.C[2]
.sym 16421 $auto$alumacc.cc:474:replace_alu$9588.C[4]
.sym 16422 $false
.sym 16423 $false
.sym 16424 report_data_radr[3]
.sym 16425 $auto$alumacc.cc:474:replace_alu$9588.C[3]
.sym 16427 $auto$alumacc.cc:474:replace_alu$9588.C[5]
.sym 16428 $false
.sym 16429 $false
.sym 16430 report_data_radr[4]
.sym 16431 $auto$alumacc.cc:474:replace_alu$9588.C[4]
.sym 16433 $auto$alumacc.cc:474:replace_alu$9588.C[6]
.sym 16434 $false
.sym 16435 $false
.sym 16436 report_data_radr[5]
.sym 16437 $auto$alumacc.cc:474:replace_alu$9588.C[5]
.sym 16439 $auto$alumacc.cc:474:replace_alu$9588.C[7]
.sym 16440 $false
.sym 16441 $false
.sym 16442 report_data_radr[6]
.sym 16443 $auto$alumacc.cc:474:replace_alu$9588.C[6]
.sym 16446 $false
.sym 16447 $false
.sym 16448 report_data_radr[7]
.sym 16449 $auto$alumacc.cc:474:replace_alu$9588.C[7]
.sym 16497 $abc$51270$n950
.sym 16553 KEYBOARD.COLS_SHADOW[7]
.sym 16640 $abc$51270$n394
.sym 16641 $abc$51270$n396
.sym 16642 $abc$51270$n383
.sym 16643 KEYBOARD.COLS_SHADOW[4]
.sym 16646 $abc$51270$n1418$2
.sym 16647 $abc$51270$n902
.sym 16648 $false
.sym 16649 $false
.sym 16652 KEYBOARD.COLS_SHADOW[5]
.sym 16653 KBD_COLUMNS[5]$2
.sym 16654 $abc$51270$n700
.sym 16655 $false
.sym 16658 KEYBOARD.COLS_SHADOW[4]
.sym 16659 KBD_COLUMNS[4]$2
.sym 16660 $abc$51270$n700
.sym 16661 $false
.sym 16674 $abc$51270$n1402
.sym 16675 CLK$2$2
.sym 16676 $false
.sym 16677 KBD_COLUMNS[6]$2
.sym 16679 KBD_COLUMNS[7]$2
.sym 16681 $abc$51270$n1487
.sym 16683 $abc$51270$n1246
.sym 16684 $abc$51270$n873
.sym 16685 $abc$51270$n1228
.sym 16686 $abc$51270$n1485
.sym 16687 $abc$51270$n1263
.sym 16688 I2C.i2c_start_latency
.sym 16791 $abc$51270$n27
.sym 16792 $abc$51270$n1418$2
.sym 16793 $abc$51270$n907
.sym 16794 $false
.sym 16797 $abc$51270$n27
.sym 16798 $abc$51270$n900
.sym 16799 $abc$51270$n910
.sym 16800 $abc$51270$n968_1
.sym 16803 $abc$51270$n911
.sym 16804 $abc$51270$n1418$2
.sym 16805 $false
.sym 16806 $false
.sym 16809 $abc$51270$n907
.sym 16810 $abc$51270$n901
.sym 16811 $false
.sym 16812 $false
.sym 16815 $abc$51270$n920
.sym 16816 $abc$51270$n915
.sym 16817 $abc$51270$n900
.sym 16818 $false
.sym 16821 $abc$51270$n936
.sym 16822 $abc$51270$n938
.sym 16823 $abc$51270$n940
.sym 16824 $abc$51270$n942
.sym 16827 $abc$51270$n920
.sym 16828 $abc$51270$n899
.sym 16829 $abc$51270$n918
.sym 16830 $false
.sym 16833 $abc$51270$n918
.sym 16834 $abc$51270$n942
.sym 16835 $false
.sym 16836 $false
.sym 16840 $abc$51270$n1270
.sym 16841 $abc$51270$n1256
.sym 16842 $abc$51270$n1258_1
.sym 16843 $abc$51270$n1269
.sym 16844 $abc$51270$n307
.sym 16845 $abc$51270$n2014
.sym 16846 $abc$51270$n319
.sym 16847 I2C.i2c_state_machine
.sym 16876 $true
.sym 16913 wr_cnt[0]$2
.sym 16914 $false
.sym 16915 wr_cnt[0]
.sym 16916 $false
.sym 16917 $false
.sym 16919 $auto$alumacc.cc:474:replace_alu$9582.C[2]
.sym 16921 $false
.sym 16922 wr_cnt[1]
.sym 16925 $auto$alumacc.cc:474:replace_alu$9582.C[3]
.sym 16926 $false
.sym 16927 $false
.sym 16928 wr_cnt[2]
.sym 16929 $auto$alumacc.cc:474:replace_alu$9582.C[2]
.sym 16932 $false
.sym 16933 $false
.sym 16934 wr_cnt[3]
.sym 16935 $auto$alumacc.cc:474:replace_alu$9582.C[3]
.sym 16938 $abc$51270$n936
.sym 16939 $abc$51270$n938
.sym 16940 $false
.sym 16941 $false
.sym 16944 $abc$51270$n940
.sym 16945 $abc$51270$n959
.sym 16946 $abc$51270$n958
.sym 16947 $false
.sym 16950 $abc$51270$n920
.sym 16951 $abc$51270$n899
.sym 16952 $abc$51270$n960
.sym 16953 $abc$51270$n968_1
.sym 16956 $abc$51270$n970
.sym 16957 $abc$51270$n899
.sym 16958 $abc$51270$n958
.sym 16959 $abc$51270$n968_1
.sym 16963 $abc$51270$n2012
.sym 16964 $abc$51270$n1257_1
.sym 16965 $abc$51270$n1294
.sym 16966 $abc$51270$n882
.sym 16967 $abc$51270$n867_1
.sym 16968 I2C.i2c_bit_counter[2]
.sym 16969 I2C.i2c_bit_counter[0]
.sym 16970 I2C.i2c_bit_counter[1]
.sym 17037 $abc$51270$n27
.sym 17038 $abc$51270$n937_1
.sym 17039 $abc$51270$n904
.sym 17040 $false
.sym 17043 $abc$51270$n867_1
.sym 17044 $abc$51270$n877
.sym 17045 $false
.sym 17046 $false
.sym 17049 $abc$51270$n979
.sym 17050 $abc$51270$n936
.sym 17051 $abc$51270$n985
.sym 17052 $false
.sym 17055 $abc$51270$n971
.sym 17056 $abc$51270$n972
.sym 17057 $false
.sym 17058 $false
.sym 17061 $abc$51270$n902
.sym 17062 $abc$51270$n1418$2
.sym 17063 $false
.sym 17064 $false
.sym 17067 $abc$51270$n980
.sym 17068 $abc$51270$n937_1
.sym 17069 $abc$51270$n971
.sym 17070 $false
.sym 17073 $abc$51270$n1461
.sym 17074 $abc$51270$n27
.sym 17075 $abc$51270$n937_1
.sym 17076 $false
.sym 17079 I2C.FLT_SDA.out
.sym 17080 $false
.sym 17081 $false
.sym 17082 $false
.sym 17083 $abc$51270$n1190
.sym 17084 CLK$2$2
.sym 17085 $false
.sym 17086 $abc$51270$n1483_1
.sym 17087 $abc$51270$n1490
.sym 17088 $abc$51270$n1482
.sym 17089 $abc$51270$n1489
.sym 17090 $abc$51270$n1301
.sym 17091 $abc$51270$n1295
.sym 17092 I2C.wr
.sym 17093 I2C.is_ack
.sym 17160 $abc$51270$n1253
.sym 17161 $abc$51270$n1256
.sym 17162 $abc$51270$n871_1
.sym 17163 I2C.received_byte[0]
.sym 17166 $abc$51270$n902
.sym 17167 $abc$51270$n904
.sym 17168 $false
.sym 17169 $false
.sym 17172 $abc$51270$n27
.sym 17173 $abc$51270$n901
.sym 17174 $false
.sym 17175 $false
.sym 17178 I2C.i2c_state_machine
.sym 17179 I2C.i2c_start_latency
.sym 17180 $false
.sym 17181 $false
.sym 17184 I2C.i2c_state_machine
.sym 17185 $abc$51270$n2006
.sym 17186 $abc$51270$n872
.sym 17187 $false
.sym 17190 I2C.i2c_start_latency
.sym 17191 I2C.i2c_state_machine
.sym 17192 $abc$51270$n2006
.sym 17193 I2C.is_read
.sym 17196 $abc$51270$n995
.sym 17197 $abc$51270$n1495
.sym 17198 $abc$51270$n1418$2
.sym 17199 $abc$51270$n968_1
.sym 17202 $abc$51270$n1265
.sym 17203 $abc$51270$n869
.sym 17204 $false
.sym 17205 $false
.sym 17206 $true
.sym 17207 CLK$2$2
.sym 17208 $false
.sym 17209 $abc$51270$n305
.sym 17210 $abc$51270$n1500
.sym 17211 $abc$51270$n1281
.sym 17212 $abc$51270$n2393
.sym 17213 $abc$51270$n2470
.sym 17214 $abc$51270$n2473
.sym 17215 I2C.received_byte[2]
.sym 17283 $abc$51270$n902
.sym 17284 $abc$51270$n1494_1
.sym 17285 $abc$51270$n971
.sym 17286 $false
.sym 17289 $false
.sym 17290 $false
.sym 17291 KEYBOARD.row_counter[0]
.sym 17292 $false
.sym 17295 I2C.FLT_SCL.RESET
.sym 17296 $abc$51270$n896_1
.sym 17297 $false
.sym 17298 $false
.sym 17301 $abc$51270$n902
.sym 17302 $abc$51270$n919
.sym 17303 I2C.FLT_SCL.RESET
.sym 17304 $false
.sym 17307 $abc$51270$n919
.sym 17308 I2C.FLT_SCL.RESET
.sym 17309 $false
.sym 17310 $false
.sym 17313 $abc$51270$n911
.sym 17314 $abc$51270$n27
.sym 17315 $false
.sym 17316 $false
.sym 17319 $abc$51270$n911
.sym 17320 $abc$51270$n896_1
.sym 17321 KEYBOARD.init_ram_cnt[8]
.sym 17322 $false
.sym 17325 $abc$51270$n2314
.sym 17326 $false
.sym 17327 $false
.sym 17328 $false
.sym 17329 $abc$51270$n1374
.sym 17330 CLK$2$2
.sym 17331 $abc$51270$n35$2
.sym 17339 $abc$51270$n2431
.sym 17406 $abc$51270$n1253
.sym 17407 $abc$51270$n1254
.sym 17408 $false
.sym 17409 $false
.sym 17412 I2C.byte_counter[2]
.sym 17413 I2C.byte_counter[4]
.sym 17414 I2C.byte_counter[5]
.sym 17415 I2C.byte_counter[7]
.sym 17418 $abc$51270$n882
.sym 17419 $abc$51270$n880
.sym 17420 $false
.sym 17421 $false
.sym 17424 $abc$51270$n896_1
.sym 17425 KEYBOARD.init_ram_cnt[8]
.sym 17426 I2C.FLT_SCL.RESET
.sym 17427 $false
.sym 17430 $abc$51270$n867_1
.sym 17431 $abc$51270$n880
.sym 17432 $false
.sym 17433 $false
.sym 17436 $abc$51270$n1497
.sym 17437 $abc$51270$n1283
.sym 17438 I2C.byte_counter[0]
.sym 17439 I2C.byte_counter[1]
.sym 17442 $abc$51270$n2006
.sym 17443 I2C.byte_counter[3]
.sym 17444 $false
.sym 17445 $false
.sym 17448 I2C.FLT_SDA.out
.sym 17449 $false
.sym 17450 $false
.sym 17451 $false
.sym 17452 $abc$51270$n1200
.sym 17453 CLK$2$2
.sym 17454 $false
.sym 17455 $abc$51270$n822
.sym 17456 $abc$51270$n809
.sym 17457 $2\I2C_INPUT_LEN[7:0][1]
.sym 17458 $abc$51270$n1076
.sym 17459 $abc$51270$n1493
.sym 17460 $abc$51270$n1077
.sym 17461 $abc$51270$n821
.sym 17529 I2C.byte_counter[3]
.sym 17530 I2C.byte_counter[2]
.sym 17531 $abc$51270$n695
.sym 17532 $false
.sym 17535 I2C.received_byte[1]
.sym 17536 I2C.received_byte[7]
.sym 17537 $abc$51270$n1255
.sym 17538 I2C.received_byte[6]
.sym 17547 I2C.FLT_SCL.RESET
.sym 17548 $abc$51270$n896_1
.sym 17549 KEYBOARD.init_ram_cnt[8]
.sym 17550 $false
.sym 17553 I2C.byte_counter[4]
.sym 17554 I2C.byte_counter[5]
.sym 17555 I2C.byte_counter[6]
.sym 17556 I2C.byte_counter[7]
.sym 17559 I2C.byte_counter[0]
.sym 17560 I2C.byte_counter[1]
.sym 17561 $abc$51270$n694
.sym 17562 $false
.sym 17565 I2C.received_byte[4]
.sym 17566 I2C.received_byte[2]
.sym 17567 I2C.received_byte[5]
.sym 17568 I2C.received_byte[3]
.sym 17571 I2C.FLT_SDA.out
.sym 17572 $false
.sym 17573 $false
.sym 17574 $false
.sym 17575 $abc$51270$n1225
.sym 17576 CLK$2$2
.sym 17577 $false
.sym 17578 $abc$51270$n846
.sym 17579 $abc$51270$n1080
.sym 17580 $abc$51270$n1083
.sym 17581 $abc$51270$n823
.sym 17582 $abc$51270$n1073
.sym 17583 $abc$51270$n1081
.sym 17584 $abc$51270$n1228_1
.sym 17585 $abc$51270$n859
.sym 17652 $abc$51270$n809
.sym 17653 I2C.byte_counter[0]
.sym 17654 I2C.received_byte[2]
.sym 17655 I2C.received_byte[1]
.sym 17658 I2C.is_read
.sym 17659 $abc$51270$n917
.sym 17660 $false
.sym 17661 $false
.sym 17664 i2c_input_data_type[3]
.sym 17665 i2c_input_data_type[1]
.sym 17666 i2c_input_data_type[2]
.sym 17667 $false
.sym 17670 $abc$51270$n814
.sym 17671 $abc$51270$n809
.sym 17672 $abc$51270$n1496_1
.sym 17673 $abc$51270$n1497_1
.sym 17676 $abc$51270$n809
.sym 17677 $abc$51270$n694
.sym 17678 $abc$51270$n1498
.sym 17679 I2C.byte_counter[1]
.sym 17682 $2\uart_double_ff[0:0]
.sym 17683 $abc$51270$n1079
.sym 17684 $abc$51270$n1080
.sym 17685 $abc$51270$n739
.sym 17688 $2\uart_double_ff[0:0]
.sym 17689 $abc$51270$n847
.sym 17690 $abc$51270$n1073
.sym 17691 $abc$51270$n739
.sym 17694 $2\uart_double_ff[0:0]
.sym 17695 $abc$51270$n860
.sym 17696 $abc$51270$n1083
.sym 17697 $abc$51270$n739
.sym 17698 $abc$51270$n1112
.sym 17699 CLK$2$2
.sym 17700 $false
.sym 17701 $abc$51270$n813
.sym 17702 $abc$51270$n222
.sym 17703 $abc$51270$n1451
.sym 17704 $abc$51270$n1046
.sym 17705 $abc$51270$n1450
.sym 17706 temp_output_report[2]
.sym 17707 temp_output_report[1]
.sym 17708 temp_output_report[0]
.sym 17775 $abc$51270$n840
.sym 17776 $abc$51270$n809
.sym 17777 $abc$51270$n693
.sym 17778 $abc$51270$n790
.sym 17781 $abc$51270$n1455
.sym 17782 $abc$51270$n836
.sym 17783 $abc$51270$n838
.sym 17784 $abc$51270$n839
.sym 17787 $abc$51270$n827
.sym 17788 $abc$51270$n831
.sym 17789 $abc$51270$n1499_1
.sym 17790 $abc$51270$n791
.sym 17793 $2\uart_double_ff[0:0]
.sym 17794 $abc$51270$n739
.sym 17795 $abc$51270$n848
.sym 17796 i2c_input_data_type[3]
.sym 17799 I2C.byte_counter[0]
.sym 17800 $abc$51270$n693
.sym 17801 $false
.sym 17802 $false
.sym 17805 $abc$51270$n694
.sym 17806 I2C.byte_counter[1]
.sym 17807 $false
.sym 17808 $false
.sym 17811 $abc$51270$n833
.sym 17812 I2C.byte_counter[0]
.sym 17813 I2C.byte_counter[1]
.sym 17814 $false
.sym 17817 I2C.received_byte[3]
.sym 17818 $abc$51270$n1074
.sym 17819 $abc$51270$n739
.sym 17820 $abc$51270$n1086
.sym 17821 $abc$51270$n1112
.sym 17822 CLK$2$2
.sym 17823 $false
.sym 17824 $abc$51270$n848
.sym 17825 $abc$51270$n857
.sym 17826 $abc$51270$n858
.sym 17827 $abc$51270$n851
.sym 17828 $abc$51270$n854
.sym 17829 $abc$51270$n855
.sym 17830 $abc$51270$n849
.sym 17831 LED4$2
.sym 17898 I2C.received_byte[1]
.sym 17899 I2C.received_byte[0]
.sym 17900 i2c_input_data_type[0]
.sym 17901 $false
.sym 17904 $abc$51270$n835
.sym 17905 I2C.received_byte[3]
.sym 17906 I2C.received_byte[2]
.sym 17907 $abc$51270$n823
.sym 17910 i2c_input_data_type[3]
.sym 17911 i2c_input_data_type[1]
.sym 17912 i2c_input_data_type[0]
.sym 17913 i2c_input_data_type[2]
.sym 17916 i2c_input_data_type[0]
.sym 17917 $abc$51270$n814
.sym 17918 $false
.sym 17919 $false
.sym 17922 I2C.received_byte[0]
.sym 17923 $abc$51270$n823
.sym 17924 $abc$51270$n822
.sym 17925 $abc$51270$n833
.sym 17928 $abc$51270$n814
.sym 17929 $abc$51270$n834
.sym 17930 $abc$51270$n832
.sym 17931 $false
.sym 17934 i2c_input_data_type[3]
.sym 17935 i2c_input_data_type[1]
.sym 17936 i2c_input_data_type[0]
.sym 17937 i2c_input_data_type[2]
.sym 17940 $abc$51270$n851
.sym 17941 $abc$51270$n812
.sym 17942 $abc$51270$n2425
.sym 17943 $false
.sym 17947 $abc$51270$n225
.sym 17948 $abc$51270$n2455
.sym 17949 $abc$51270$n224
.sym 17950 $abc$51270$n230
.sym 17951 $abc$51270$n228
.sym 17952 KEYBOARD.ROWS_EN[10]
.sym 17953 KEYBOARD.ROWS_EN[11]
.sym 17954 KEYBOARD.ROWS_EN[15]
.sym 18021 $abc$51270$n790
.sym 18022 $abc$51270$n753
.sym 18023 $abc$51270$n759
.sym 18024 $false
.sym 18027 $abc$51270$n2422
.sym 18028 I2C.is_read
.sym 18029 $abc$51270$n753
.sym 18030 $abc$51270$n917
.sym 18033 $abc$51270$n21
.sym 18034 report_data_radr[0]
.sym 18035 $false
.sym 18036 $false
.sym 18039 $abc$51270$n772
.sym 18040 $abc$51270$n799_1
.sym 18041 $abc$51270$n778
.sym 18042 $abc$51270$n789
.sym 18045 $abc$51270$n772
.sym 18046 $abc$51270$n776
.sym 18047 $false
.sym 18048 $false
.sym 18051 I2C.FLT_SCL.RESET
.sym 18052 $abc$51270$n21
.sym 18053 $abc$51270$n789
.sym 18054 $abc$51270$n1117
.sym 18057 I2C.is_read
.sym 18058 $abc$51270$n791
.sym 18059 $abc$51270$n728
.sym 18060 $false
.sym 18063 LED1$2
.sym 18064 $false
.sym 18065 $false
.sym 18066 $false
.sym 18077 $abc$51270$n1075
.sym 18144 $abc$51270$n1320
.sym 18145 $false
.sym 18146 $false
.sym 18147 $false
.sym 18156 $abc$51270$n759
.sym 18157 $abc$51270$n838
.sym 18158 $abc$51270$n776
.sym 18159 $false
.sym 18162 $abc$51270$n2193
.sym 18163 KEYBOARD.row_counter[0]
.sym 18164 KEYBOARD.row_counter[1]
.sym 18165 $abc$51270$n2199
.sym 18168 KEYBOARD.row_counter[0]
.sym 18169 KEYBOARD.row_counter[1]
.sym 18170 $abc$51270$n2193
.sym 18171 $abc$51270$n2199
.sym 18174 last_trans
.sym 18175 I2C_TRANS
.sym 18176 $false
.sym 18177 $false
.sym 18186 I2C_TRANS
.sym 18187 $false
.sym 18188 $false
.sym 18189 $false
.sym 18190 $abc$51270$n1152
.sym 18191 CLK$2$2
.sym 18192 $abc$51270$n35$2
.sym 18193 $abc$51270$n2582
.sym 18194 $abc$51270$n2578
.sym 18195 $abc$51270$n2576
.sym 18198 $abc$51270$n2579
.sym 18199 $abc$51270$n2575
.sym 18267 $10\ring_rd[3:0][1]
.sym 18268 $10\ring_rd[3:0][3]
.sym 18269 $false
.sym 18270 $false
.sym 18273 $abc$51270$n1781
.sym 18274 ring_rd[2]
.sym 18275 $abc$51270$n740
.sym 18276 $false
.sym 18285 $abc$51270$n1784
.sym 18286 ring_rd[3]
.sym 18287 $abc$51270$n740
.sym 18288 $false
.sym 18291 $abc$51270$n1775
.sym 18292 ring_rd[0]
.sym 18293 $abc$51270$n740
.sym 18294 $false
.sym 18297 $10\ring_rd[3:0][1]
.sym 18298 $10\ring_rd[3:0][3]
.sym 18299 $false
.sym 18300 $false
.sym 18303 $abc$51270$n740
.sym 18304 ring_rd[0]
.sym 18305 ring_rd[1]
.sym 18306 $false
.sym 18309 report_data_radr[1]
.sym 18310 $10\ring_rd[3:0][0]
.sym 18311 $abc$51270$n21
.sym 18312 $false
.sym 18313 $abc$51270$n968
.sym 18314 CLK$2$2
.sym 18315 $false
.sym 18316 $abc$51270$n1609
.sym 18319 KEYBOARD.ROWS_EN[2]
.sym 18320 KEYBOARD.ROWS_EN[5]
.sym 18322 KEYBOARD.ROWS_EN[3]
.sym 18352 $false
.sym 18389 $auto$maccmap.cc:240:synth$10473.C[5]
.sym 18391 $abc$51270$n2411
.sym 18392 $abc$51270$n2413
.sym 18395 $auto$maccmap.cc:240:synth$10473.C[6]
.sym 18396 $false
.sym 18397 $10\ring_rd[3:0][2]
.sym 18398 $abc$51270$n2532
.sym 18399 $auto$maccmap.cc:240:synth$10473.C[5]
.sym 18401 $auto$maccmap.cc:240:synth$10473.C[7]
.sym 18402 $false
.sym 18403 $10\ring_rd[3:0][3]
.sym 18404 $false
.sym 18405 $auto$maccmap.cc:240:synth$10473.C[6]
.sym 18408 $false
.sym 18409 $false
.sym 18410 $false
.sym 18411 $auto$maccmap.cc:240:synth$10473.C[7]
.sym 18414 $10\ring_rd[3:0][1]
.sym 18415 $false
.sym 18416 $false
.sym 18417 $false
.sym 18420 $10\ring_rd[3:0][3]
.sym 18421 $false
.sym 18422 $false
.sym 18423 $false
.sym 18426 $10\ring_rd[3:0][2]
.sym 18427 $false
.sym 18428 $false
.sym 18429 $false
.sym 18432 $10\ring_rd[3:0][0]
.sym 18433 $false
.sym 18434 $false
.sym 18435 $false
.sym 18436 $abc$51270$n934
.sym 18437 CLK$2$2
.sym 18438 $abc$51270$n35$2
.sym 18440 KEYBOARD.ROWS_EN[7]
.sym 18444 KEYBOARD.ROWS_EN[1]
.sym 18445 KEYBOARD.ROWS_EN[4]
.sym 18446 KEYBOARD.ROWS_EN[0]
.sym 18475 $true
.sym 18512 ring_rd[0]$2
.sym 18513 $false
.sym 18514 ring_rd[0]
.sym 18515 $false
.sym 18516 $false
.sym 18518 $auto$alumacc.cc:474:replace_alu$9585.C[2]
.sym 18520 $false
.sym 18521 ring_rd[1]
.sym 18524 $auto$alumacc.cc:474:replace_alu$9585.C[3]
.sym 18525 $false
.sym 18526 $false
.sym 18527 ring_rd[2]
.sym 18528 $auto$alumacc.cc:474:replace_alu$9585.C[2]
.sym 18531 $false
.sym 18532 $false
.sym 18533 ring_rd[3]
.sym 18534 $auto$alumacc.cc:474:replace_alu$9585.C[3]
.sym 18543 $abc$51270$n2581
.sym 18544 $false
.sym 18545 $false
.sym 18546 $false
.sym 18559 $abc$51270$n1404$2
.sym 18560 CLK$2$2
.sym 18561 $abc$51270$n30
.sym 18736 KEYBOARD.COLS_SHADOW[7]
.sym 18737 KBD_COLUMNS[7]$2
.sym 18738 $abc$51270$n700
.sym 18739 $false
.sym 18782 $abc$51270$n1402
.sym 18783 CLK$2$2
.sym 18784 $false
.sym 18899 $abc$51270$n1269
.sym 18900 $abc$51270$n1263
.sym 18901 $abc$51270$n869
.sym 18902 $false
.sym 18911 I2C.FLT_SCL.out
.sym 18912 $abc$51270$n16
.sym 18913 $false
.sym 18914 $false
.sym 18917 $abc$51270$n1178
.sym 18918 $abc$51270$n16
.sym 18919 I2C.FLT_SCL.out
.sym 18920 $false
.sym 18923 I2C.i2c_start_latency
.sym 18924 I2C.i2c_state_machine
.sym 18925 $abc$51270$n2006
.sym 18926 $false
.sym 18929 $abc$51270$n1178
.sym 18930 $abc$51270$n1246
.sym 18931 $abc$51270$n873
.sym 18932 $abc$51270$n869
.sym 18935 $abc$51270$n1257_1
.sym 18936 I2C.FLT_SCL.out
.sym 18937 $abc$51270$n16
.sym 18938 $abc$51270$n1178
.sym 18941 $abc$51270$n2006
.sym 18942 $false
.sym 18943 $false
.sym 18944 $false
.sym 18945 $abc$51270$n1228
.sym 18946 CLK$2$2
.sym 18947 $false
.sym 19022 $abc$51270$n1178
.sym 19023 $abc$51270$n1246
.sym 19024 $abc$51270$n869
.sym 19025 $false
.sym 19028 $abc$51270$n1257_1
.sym 19029 $abc$51270$n1258_1
.sym 19030 $false
.sym 19031 $false
.sym 19034 $abc$51270$n1246
.sym 19035 $abc$51270$n1178
.sym 19036 $false
.sym 19037 $false
.sym 19040 $abc$51270$n1257_1
.sym 19041 $abc$51270$n1258_1
.sym 19042 $false
.sym 19043 $false
.sym 19046 $false
.sym 19047 $abc$51270$n2012
.sym 19048 $false
.sym 19049 $auto$alumacc.cc:474:replace_alu$9620.C[2]
.sym 19052 $abc$51270$n2461
.sym 19053 $false
.sym 19054 $false
.sym 19055 $false
.sym 19058 $false
.sym 19059 $false
.sym 19060 $false
.sym 19061 $abc$51270$n2394
.sym 19064 $abc$51270$n1262
.sym 19065 $abc$51270$n1261
.sym 19066 $abc$51270$n869
.sym 19067 $abc$51270$n871_1
.sym 19068 $true
.sym 19069 CLK$2$2
.sym 19070 $abc$51270$n35$2
.sym 19145 $abc$51270$n2006
.sym 19146 I2C.i2c_bit_counter[2]
.sym 19147 $false
.sym 19148 $false
.sym 19151 $abc$51270$n2006
.sym 19152 I2C.is_ack
.sym 19153 $false
.sym 19154 $false
.sym 19157 $abc$51270$n1252
.sym 19158 $abc$51270$n1257_1
.sym 19159 $abc$51270$n1258_1
.sym 19160 $abc$51270$n868
.sym 19163 $abc$51270$n868
.sym 19164 $abc$51270$n873
.sym 19165 $abc$51270$n874
.sym 19166 $abc$51270$n307
.sym 19169 $abc$51270$n307
.sym 19170 $abc$51270$n873
.sym 19171 $abc$51270$n874
.sym 19172 $abc$51270$n868
.sym 19175 $abc$51270$n1271
.sym 19176 $abc$51270$n307
.sym 19177 $abc$51270$n1267
.sym 19178 $abc$51270$n2012
.sym 19181 $abc$51270$n1271
.sym 19182 $abc$51270$n305
.sym 19183 $abc$51270$n1267
.sym 19184 $abc$51270$n2008
.sym 19187 $abc$51270$n875
.sym 19188 $abc$51270$n1271
.sym 19189 $abc$51270$n1267
.sym 19190 $abc$51270$n2010
.sym 19191 $true
.sym 19192 CLK$2$2
.sym 19193 $false
.sym 19268 $abc$51270$n1258_1
.sym 19269 $abc$51270$n868
.sym 19270 I2C.i2c_state_machine
.sym 19271 $abc$51270$n1248
.sym 19274 $abc$51270$n2431
.sym 19275 $abc$51270$n868
.sym 19276 $abc$51270$n1263
.sym 19277 $abc$51270$n1489
.sym 19280 $abc$51270$n1248
.sym 19281 $abc$51270$n1481
.sym 19282 $abc$51270$n1246
.sym 19283 $false
.sym 19286 $abc$51270$n1269
.sym 19287 $abc$51270$n868
.sym 19288 I2C.i2c_state_machine
.sym 19289 $abc$51270$n1300
.sym 19292 $abc$51270$n1300
.sym 19293 $abc$51270$n1263
.sym 19294 $abc$51270$n871_1
.sym 19295 $abc$51270$n1270
.sym 19298 I2C.i2c_state_machine
.sym 19299 $abc$51270$n1246
.sym 19300 I2C.is_ack
.sym 19301 $abc$51270$n2006
.sym 19304 $abc$51270$n1262
.sym 19305 $abc$51270$n1301
.sym 19306 $abc$51270$n1490
.sym 19307 $false
.sym 19310 $abc$51270$n1270
.sym 19311 $abc$51270$n871_1
.sym 19312 $abc$51270$n1295
.sym 19313 $abc$51270$n1294
.sym 19314 $true
.sym 19315 CLK$2$2
.sym 19316 $false
.sym 19391 $false
.sym 19392 $abc$51270$n2008
.sym 19393 $false
.sym 19394 $false
.sym 19397 $abc$51270$n2006
.sym 19398 I2C.byte_counter[5]
.sym 19399 $false
.sym 19400 $false
.sym 19403 $abc$51270$n1282
.sym 19404 $abc$51270$n1502
.sym 19405 $false
.sym 19406 $false
.sym 19409 $abc$51270$n1494
.sym 19410 $false
.sym 19411 $false
.sym 19412 $false
.sym 19415 $abc$51270$n1500
.sym 19416 $false
.sym 19417 $false
.sym 19418 $false
.sym 19421 $abc$51270$n1497
.sym 19422 $false
.sym 19423 $false
.sym 19424 $false
.sym 19427 I2C.FLT_SDA.out
.sym 19428 $false
.sym 19429 $false
.sym 19430 $false
.sym 19437 $abc$51270$n1195
.sym 19438 CLK$2$2
.sym 19439 $false
.sym 19476 $true
.sym 19513 $abc$51270$n2393$2
.sym 19514 $false
.sym 19515 $abc$51270$n2393
.sym 19516 $false
.sym 19517 $false
.sym 19519 $auto$alumacc.cc:474:replace_alu$9612.C[3]
.sym 19521 $false
.sym 19522 $abc$51270$n2472
.sym 19525 $auto$alumacc.cc:474:replace_alu$9612.C[4]
.sym 19527 $false
.sym 19528 $abc$51270$n2473
.sym 19531 $auto$alumacc.cc:474:replace_alu$9612.C[5]
.sym 19533 $false
.sym 19534 $abc$51270$n2469
.sym 19537 $auto$alumacc.cc:474:replace_alu$9612.C[6]
.sym 19539 $false
.sym 19540 $abc$51270$n2470
.sym 19543 $auto$alumacc.cc:474:replace_alu$9612.C[7]
.sym 19545 $false
.sym 19546 $abc$51270$n2474
.sym 19549 $abc$51270$n2431$2
.sym 19551 $false
.sym 19552 $abc$51270$n2471
.sym 19559 $abc$51270$n2431$2
.sym 19637 I2C.received_byte[3]
.sym 19638 I2C.received_byte[1]
.sym 19639 I2C.received_byte[2]
.sym 19640 $false
.sym 19643 I2C.byte_counter[3]
.sym 19644 $abc$51270$n695
.sym 19645 I2C.byte_counter[2]
.sym 19646 $false
.sym 19649 I2C.byte_counter[0]
.sym 19650 I2C.byte_counter[1]
.sym 19651 $false
.sym 19652 $false
.sym 19655 I2C.received_byte[7]
.sym 19656 I2C.received_byte[6]
.sym 19657 $abc$51270$n1077
.sym 19658 $abc$51270$n821
.sym 19661 $abc$51270$n2006
.sym 19662 I2C.byte_counter[0]
.sym 19663 $false
.sym 19664 $false
.sym 19667 I2C.byte_counter[0]
.sym 19668 I2C.byte_counter[1]
.sym 19669 $abc$51270$n809
.sym 19670 $false
.sym 19673 I2C.received_byte[0]
.sym 19674 $abc$51270$n822
.sym 19675 $false
.sym 19676 $false
.sym 19760 i2c_input_data_type[1]
.sym 19761 $abc$51270$n847
.sym 19762 $false
.sym 19763 $false
.sym 19766 I2C.received_byte[1]
.sym 19767 $abc$51270$n1074
.sym 19768 $abc$51270$n1081
.sym 19769 $false
.sym 19772 $abc$51270$n1081
.sym 19773 $abc$51270$n1073
.sym 19774 I2C.received_byte[2]
.sym 19775 $abc$51270$n1074
.sym 19778 I2C.received_byte[4]
.sym 19779 I2C.received_byte[5]
.sym 19780 I2C.received_byte[7]
.sym 19781 I2C.received_byte[6]
.sym 19784 I2C.received_byte[4]
.sym 19785 $abc$51270$n1076
.sym 19786 $abc$51270$n1074
.sym 19787 I2C.received_byte[0]
.sym 19790 I2C.received_byte[4]
.sym 19791 I2C.received_byte[5]
.sym 19792 $abc$51270$n1076
.sym 19793 $false
.sym 19796 i2c_input_data_type[3]
.sym 19797 $abc$51270$n860
.sym 19798 $false
.sym 19799 $false
.sym 19802 i2c_input_data_type[0]
.sym 19803 i2c_input_data_type[1]
.sym 19804 i2c_input_data_type[3]
.sym 19805 $abc$51270$n860
.sym 19883 $abc$51270$n814
.sym 19884 i2c_input_data_type[0]
.sym 19885 $false
.sym 19886 $false
.sym 19889 I2C.received_byte[6]
.sym 19890 $false
.sym 19891 $false
.sym 19892 $false
.sym 19895 I2C.byte_counter[0]
.sym 19896 $abc$51270$n1450
.sym 19897 I2C.byte_counter[1]
.sym 19898 $abc$51270$n695
.sym 19901 $abc$51270$n1451
.sym 19902 $abc$51270$n790
.sym 19903 $false
.sym 19904 $false
.sym 19907 $abc$51270$n812
.sym 19908 $abc$51270$n813
.sym 19909 I2C.byte_counter[3]
.sym 19910 I2C.byte_counter[2]
.sym 19913 I2C.received_byte[2]
.sym 19914 $false
.sym 19915 $false
.sym 19916 $false
.sym 19919 I2C.received_byte[1]
.sym 19920 $false
.sym 19921 $false
.sym 19922 $false
.sym 19925 I2C.received_byte[0]
.sym 19926 $false
.sym 19927 $false
.sym 19928 $false
.sym 19929 $abc$51270$n1046
.sym 19930 CLK$2$2
.sym 19931 $false
.sym 20006 $abc$51270$n855
.sym 20007 $abc$51270$n857
.sym 20008 $abc$51270$n858
.sym 20009 $abc$51270$n849
.sym 20012 I2C_INPUT_LEN[1]
.sym 20013 I2C_INPUT_LEN[0]
.sym 20014 $abc$51270$n856
.sym 20015 $abc$51270$n812
.sym 20018 I2C_INPUT_LEN[0]
.sym 20019 I2C_INPUT_LEN[1]
.sym 20020 $abc$51270$n856
.sym 20021 $abc$51270$n833
.sym 20024 I2C_INPUT_LEN[3]
.sym 20025 $abc$51270$n853
.sym 20026 $abc$51270$n852
.sym 20027 $false
.sym 20030 I2C_INPUT_LEN[2]
.sym 20031 I2C_INPUT_LEN[1]
.sym 20032 I2C_INPUT_LEN[0]
.sym 20033 I2C_INPUT_LEN[3]
.sym 20036 I2C_INPUT_LEN[0]
.sym 20037 $abc$51270$n856
.sym 20038 I2C_INPUT_LEN[1]
.sym 20039 $abc$51270$n829
.sym 20042 $abc$51270$n852
.sym 20043 $abc$51270$n854
.sym 20044 $abc$51270$n813
.sym 20045 $abc$51270$n850
.sym 20048 temp_output_report[2]
.sym 20049 $false
.sym 20050 $false
.sym 20051 $false
.sym 20052 $abc$51270$n1138
.sym 20053 CLK$2$2
.sym 20054 $abc$51270$n35$2
.sym 20129 I2C.received_byte[4]
.sym 20130 $false
.sym 20131 $false
.sym 20132 $false
.sym 20135 I2C_INPUT_LEN[4]
.sym 20136 $false
.sym 20137 $false
.sym 20138 $false
.sym 20141 I2C.received_byte[5]
.sym 20142 $false
.sym 20143 $false
.sym 20144 $false
.sym 20147 I2C.received_byte[1]
.sym 20148 $false
.sym 20149 $false
.sym 20150 $false
.sym 20153 I2C.received_byte[2]
.sym 20154 $false
.sym 20155 $false
.sym 20156 $false
.sym 20159 $abc$51270$n2577
.sym 20160 $false
.sym 20161 $false
.sym 20162 $false
.sym 20165 $abc$51270$n2578
.sym 20166 $false
.sym 20167 $false
.sym 20168 $false
.sym 20171 $abc$51270$n2582
.sym 20172 $false
.sym 20173 $false
.sym 20174 $false
.sym 20175 $abc$51270$n1404$2
.sym 20176 CLK$2$2
.sym 20177 $abc$51270$n31
.sym 20214 $true
.sym 20251 $abc$51270$n230$3
.sym 20252 $false
.sym 20253 $abc$51270$n230
.sym 20254 $false
.sym 20255 $false
.sym 20257 $auto$alumacc.cc:474:replace_alu$9563.C[3]
.sym 20259 $false
.sym 20260 $abc$51270$n228
.sym 20263 $auto$alumacc.cc:474:replace_alu$9563.C[4]
.sym 20265 $false
.sym 20266 $abc$51270$n227
.sym 20269 $auto$alumacc.cc:474:replace_alu$9563.C[5]
.sym 20271 $false
.sym 20272 $abc$51270$n225
.sym 20275 $auto$alumacc.cc:474:replace_alu$9563.C[6]
.sym 20277 $false
.sym 20278 $abc$51270$n224
.sym 20281 $auto$alumacc.cc:474:replace_alu$9563.C[7]
.sym 20283 $false
.sym 20284 $abc$51270$n222
.sym 20287 $abc$51270$n2428
.sym 20289 $false
.sym 20290 $abc$51270$n221
.sym 20294 $abc$51270$n823
.sym 20295 $abc$51270$n822
.sym 20296 I2C.received_byte[0]
.sym 20297 $abc$51270$n2428
.sym 20375 KEYBOARD.row_counter[0]
.sym 20376 KEYBOARD.row_counter[1]
.sym 20377 $abc$51270$n2193
.sym 20378 $abc$51270$n2199
.sym 20381 $abc$51270$n2199
.sym 20382 KEYBOARD.row_counter[0]
.sym 20383 KEYBOARD.row_counter[1]
.sym 20384 $abc$51270$n2193
.sym 20387 $abc$51270$n2199
.sym 20388 KEYBOARD.row_counter[0]
.sym 20389 KEYBOARD.row_counter[1]
.sym 20390 $abc$51270$n2193
.sym 20405 $abc$51270$n2193
.sym 20406 KEYBOARD.row_counter[0]
.sym 20407 KEYBOARD.row_counter[1]
.sym 20408 $abc$51270$n2199
.sym 20411 $abc$51270$n2193
.sym 20412 $abc$51270$n2199
.sym 20413 KEYBOARD.row_counter[0]
.sym 20414 KEYBOARD.row_counter[1]
.sym 20498 $false
.sym 20499 $false
.sym 20500 KEYBOARD.row_time[0]
.sym 20501 $false
.sym 20516 $abc$51270$n2577
.sym 20517 $false
.sym 20518 $false
.sym 20519 $false
.sym 20522 $abc$51270$n2580
.sym 20523 $false
.sym 20524 $false
.sym 20525 $false
.sym 20534 $abc$51270$n2578
.sym 20535 $false
.sym 20536 $false
.sym 20537 $false
.sym 20544 $abc$51270$n1404$2
.sym 20545 CLK$2$2
.sym 20546 $abc$51270$n30
.sym 20627 $abc$51270$n2582
.sym 20628 $false
.sym 20629 $false
.sym 20630 $false
.sym 20651 $abc$51270$n2576
.sym 20652 $false
.sym 20653 $false
.sym 20654 $false
.sym 20657 $abc$51270$n2579
.sym 20658 $false
.sym 20659 $false
.sym 20660 $false
.sym 20663 $abc$51270$n2575
.sym 20664 $false
.sym 20665 $false
.sym 20666 $false
.sym 20667 $abc$51270$n1404$2
.sym 20668 CLK$2$2
.sym 20669 $abc$51270$n30
.sym 20715 $false
.sym 20717 KEYBOARD.ROWS_EN[0]
.sym 20718 $false
.sym 20720 KEYBOARD.ROWS_EN[1]
.sym 20774 $abc$51270$n1178
.sym 20776 $abc$51270$n2460
.sym 20777 $abc$51270$n1402
.sym 20846 $abc$51270$n2461
.sym 20847 $abc$51270$n2395
.sym 20848 $abc$51270$n1486
.sym 20849 $abc$51270$n2459
.sym 20851 $abc$51270$n16
.sym 20852 $abc$51270$n14
.sym 20853 I2C.i2c_bit_counter[3]
.sym 20984 $abc$51270$n874
.sym 20985 $abc$51270$n2006
.sym 20986 $abc$51270$n308
.sym 20987 $abc$51270$n872
.sym 20988 $abc$51270$n940
.sym 20989 $abc$51270$n1268
.sym 20990 $abc$51270$n1267
.sym 20991 $abc$51270$n1261
.sym 21086 $abc$51270$n1271
.sym 21087 $abc$51270$n2008
.sym 21088 $abc$51270$n2010
.sym 21089 $abc$51270$n1210
.sym 21090 $abc$51270$n877
.sym 21091 $abc$51270$n875
.sym 21092 $abc$51270$n868
.sym 21093 I2C.received_byte[5]
.sym 21188 $abc$51270$n1300
.sym 21189 $abc$51270$n1248
.sym 21190 $abc$51270$n1481
.sym 21191 $abc$51270$n1484
.sym 21192 $abc$51270$n1262
.sym 21193 $abc$51270$n1177
.sym 21194 $abc$51270$n1280
.sym 21195 I2C.SDA_DIR
.sym 21290 $abc$51270$n1195
.sym 21291 $abc$51270$n1502
.sym 21292 $abc$51270$n2474
.sym 21293 $abc$51270$n1503
.sym 21294 $abc$51270$n2471
.sym 21295 I2C.byte_counter[6]
.sym 21296 I2C.byte_counter[5]
.sym 21297 I2C.byte_counter[7]
.sym 21393 $abc$51270$n1942
.sym 21394 $abc$51270$n1944
.sym 21395 $abc$51270$n1946
.sym 21396 $abc$51270$n1499
.sym 21397 I2C.FLT_SCL.RESET
.sym 21398 $abc$51270$n2469
.sym 21399 I2C.received_byte[6]
.sym 21496 $abc$51270$n1496
.sym 21497 $abc$51270$n1494
.sym 21498 $abc$51270$n1217
.sym 21499 $abc$51270$n1205
.sym 21500 $abc$51270$n2472
.sym 21501 I2C.received_byte[4]
.sym 21596 $abc$51270$n1138
.sym 21597 $abc$51270$n1496_1
.sym 21598 $abc$51270$n221
.sym 21599 $abc$51270$n31
.sym 21600 $abc$51270$n2173
.sym 21601 rststate[2]
.sym 21602 I2C.byte_counter[0]
.sym 21698 $abc$51270$n1074
.sym 21699 I2C_INPUT_LEN[3]
.sym 21700 I2C_INPUT_LEN[4]
.sym 21701 I2C_INPUT_LEN[2]
.sym 21702 I2C_INPUT_LEN[0]
.sym 21703 I2C_INPUT_LEN[6]
.sym 21704 I2C_INPUT_LEN[1]
.sym 21705 I2C_INPUT_LEN[5]
.sym 21800 $abc$51270$n853
.sym 21801 $abc$51270$n2454
.sym 21802 $abc$51270$n2456
.sym 21803 $abc$51270$n2453
.sym 21804 $abc$51270$n856
.sym 21805 $abc$51270$n852
.sym 21806 $abc$51270$n227
.sym 21807 $abc$51270$n2452
.sym 21909 $abc$51270$n2422
.sym 22011 $abc$51270$n2421
.sym 22106 $abc$51270$n1775
.sym 22107 $abc$51270$n2458
.sym 22108 KEYBOARD.row_time[5]
.sym 22109 KEYBOARD.row_time[6]
.sym 22111 KEYBOARD.row_time[7]
.sym 22210 $abc$51270$n1612
.sym 22211 $abc$51270$n1613
.sym 22212 $abc$51270$n1607
.sym 22213 $abc$51270$n396
.sym 22214 $abc$51270$n394
.sym 22215 $abc$51270$n383
.sym 22310 $abc$51270$n1617
.sym 22311 $abc$51270$n1618
.sym 22312 $abc$51270$n1620
.sym 22313 $abc$51270$n1621
.sym 22314 $abc$51270$n1626
.sym 22315 KEYBOARD.row_time[9]
.sym 22316 KEYBOARD.row_time[12]
.sym 22317 KEYBOARD.row_time[8]
.sym 22487 $false
.sym 22489 KEYBOARD.ROWS_EN[2]
.sym 22490 $false
.sym 22492 KEYBOARD.ROWS_EN[3]
.sym 22543 I2C.SCLF
.sym 22547 I2C.SDAF
.sym 22579 $true
.sym 22616 $abc$51270$n2459$2
.sym 22617 $false
.sym 22618 $abc$51270$n2459
.sym 22619 $false
.sym 22620 $false
.sym 22622 $auto$alumacc.cc:474:replace_alu$9529.C[2]
.sym 22624 $false
.sym 22625 $abc$51270$n2395
.sym 22628 $auto$alumacc.cc:474:replace_alu$9529.C[3]
.sym 22630 $false
.sym 22631 $abc$51270$n2460
.sym 22634 $abc$51270$n1178$2
.sym 22636 $false
.sym 22637 $abc$51270$n2461
.sym 22644 $abc$51270$n1178$2
.sym 22653 $abc$51270$n2012
.sym 22654 $false
.sym 22655 $false
.sym 22656 $false
.sym 22659 $abc$51270$n29
.sym 22660 $abc$51270$n1418$2
.sym 22661 $false
.sym 22662 $false
.sym 22676 I2C.FLT_SDA.out
.sym 22780 I2C.i2c_bit_counter[3]
.sym 22781 $abc$51270$n2006
.sym 22782 $false
.sym 22783 $false
.sym 22786 $abc$51270$n2010
.sym 22787 $false
.sym 22788 $false
.sym 22789 $false
.sym 22792 $abc$51270$n308
.sym 22793 $abc$51270$n1485
.sym 22794 $abc$51270$n871_1
.sym 22795 $abc$51270$n2461
.sym 22798 $abc$51270$n2008
.sym 22799 $false
.sym 22800 $false
.sym 22801 $false
.sym 22810 I2C.FLT_SCL.out
.sym 22811 $false
.sym 22812 $false
.sym 22813 $false
.sym 22816 I2C.FLT_SDA.out
.sym 22817 $false
.sym 22818 $false
.sym 22819 $false
.sym 22822 $abc$51270$n1487
.sym 22823 $abc$51270$n1486
.sym 22824 $abc$51270$n871_1
.sym 22825 $false
.sym 22826 $true
.sym 22827 CLK$2$2
.sym 22828 $false
.sym 22831 $auto$alumacc.cc:474:replace_alu$9620.C[2]
.sym 22832 $auto$alumacc.cc:474:replace_alu$9620.C[3]
.sym 22833 $abc$51270$n2394
.sym 22835 $abc$51270$n1017
.sym 22836 I2C.FLT_SCL.out
.sym 22903 $abc$51270$n308
.sym 22904 $abc$51270$n319
.sym 22905 $abc$51270$n2394
.sym 22906 $false
.sym 22909 I2C.FLT_SDA.out
.sym 22910 $abc$51270$n14
.sym 22911 I2C.FLT_SCL.out
.sym 22912 $false
.sym 22915 $false
.sym 22916 $abc$51270$n2014
.sym 22917 $false
.sym 22918 $auto$alumacc.cc:474:replace_alu$9620.C[3]
.sym 22921 I2C.FLT_SDA.out
.sym 22922 I2C.FLT_SCL.out
.sym 22923 $abc$51270$n14
.sym 22924 $false
.sym 22927 $abc$51270$n27
.sym 22928 I2C.FLT_SCL.RESET
.sym 22929 $abc$51270$n915
.sym 22930 $false
.sym 22933 $abc$51270$n873
.sym 22934 $abc$51270$n869
.sym 22935 $abc$51270$n1269
.sym 22936 $abc$51270$n871_1
.sym 22939 $abc$51270$n1270
.sym 22940 $abc$51270$n1263
.sym 22941 $abc$51270$n1268
.sym 22942 $false
.sym 22945 $abc$51270$n1252
.sym 22946 $abc$51270$n1256
.sym 22947 $false
.sym 22948 $false
.sym 22952 $abc$51270$n2336
.sym 22953 $abc$51270$n1633
.sym 22954 $abc$51270$n2335
.sym 22955 $abc$51270$n1439
.sym 22956 $abc$51270$n1440
.sym 22957 I2C.FLT_SCL.counter[0]
.sym 22958 I2C.FLT_SCL.counter[2]
.sym 22959 I2C.FLT_SCL.counter[1]
.sym 23026 $abc$51270$n873
.sym 23027 $abc$51270$n869
.sym 23028 $abc$51270$n1270
.sym 23029 $abc$51270$n871_1
.sym 23032 $abc$51270$n2006
.sym 23033 I2C.i2c_bit_counter[0]
.sym 23034 $false
.sym 23035 $false
.sym 23038 $abc$51270$n2006
.sym 23039 I2C.i2c_bit_counter[1]
.sym 23040 $false
.sym 23041 $false
.sym 23044 $abc$51270$n882
.sym 23045 $abc$51270$n877
.sym 23046 $false
.sym 23047 $false
.sym 23050 $abc$51270$n875
.sym 23051 $abc$51270$n305
.sym 23052 $false
.sym 23053 $false
.sym 23056 I2C.i2c_bit_counter[0]
.sym 23057 I2C.i2c_bit_counter[1]
.sym 23058 $abc$51270$n2006
.sym 23059 $false
.sym 23062 $abc$51270$n869
.sym 23063 $abc$51270$n871_1
.sym 23064 $false
.sym 23065 $false
.sym 23068 I2C.FLT_SDA.out
.sym 23069 $false
.sym 23070 $false
.sym 23071 $false
.sym 23072 $abc$51270$n1210
.sym 23073 CLK$2$2
.sym 23074 $false
.sym 23077 $abc$51270$n1636
.sym 23079 I2C.received_byte[0]
.sym 23149 $abc$51270$n872
.sym 23150 $abc$51270$n2006
.sym 23151 I2C.wr
.sym 23152 $false
.sym 23155 $abc$51270$n872
.sym 23156 $abc$51270$n2006
.sym 23157 I2C.SDA_DIR
.sym 23158 $false
.sym 23161 I2C.is_ack
.sym 23162 $abc$51270$n1248
.sym 23163 $abc$51270$n1507
.sym 23164 $abc$51270$n1178
.sym 23167 $abc$51270$n1252
.sym 23168 $abc$51270$n868
.sym 23169 $abc$51270$n1256
.sym 23170 $abc$51270$n1483_1
.sym 23173 I2C.SDA_DIR
.sym 23174 $abc$51270$n872
.sym 23175 I2C.FLT_SDA.out
.sym 23176 $abc$51270$n1263
.sym 23179 $abc$51270$n305
.sym 23180 $abc$51270$n875
.sym 23181 $abc$51270$n867_1
.sym 23182 $false
.sym 23185 $abc$51270$n1263
.sym 23186 $abc$51270$n1256
.sym 23187 $abc$51270$n869
.sym 23188 $abc$51270$n871_1
.sym 23191 $abc$51270$n1482
.sym 23192 $abc$51270$n869
.sym 23193 $abc$51270$n871_1
.sym 23194 $abc$51270$n1484
.sym 23195 $true
.sym 23196 CLK$2$2
.sym 23197 $false
.sym 23200 $abc$51270$n2175
.sym 23201 $abc$51270$n2176
.sym 23202 $abc$51270$n2177
.sym 23203 $abc$51270$n2178
.sym 23204 $abc$51270$n2179
.sym 23205 $abc$51270$n2180
.sym 23272 $abc$51270$n875
.sym 23273 $abc$51270$n305
.sym 23274 $abc$51270$n867_1
.sym 23275 $false
.sym 23278 $abc$51270$n2006
.sym 23279 I2C.byte_counter[6]
.sym 23280 $false
.sym 23281 $false
.sym 23284 $abc$51270$n1502
.sym 23285 $false
.sym 23286 $false
.sym 23287 $false
.sym 23290 $abc$51270$n2006
.sym 23291 I2C.byte_counter[7]
.sym 23292 $false
.sym 23293 $false
.sym 23296 $abc$51270$n1503
.sym 23297 $false
.sym 23298 $false
.sym 23299 $false
.sym 23302 $abc$51270$n1281
.sym 23303 $abc$51270$n2179
.sym 23304 $abc$51270$n1502
.sym 23305 $abc$51270$n1280
.sym 23308 $abc$51270$n1281
.sym 23309 $abc$51270$n2178
.sym 23310 $abc$51270$n1500
.sym 23311 $abc$51270$n1280
.sym 23314 $abc$51270$n1281
.sym 23315 $abc$51270$n2180
.sym 23316 $abc$51270$n1503
.sym 23317 $abc$51270$n1280
.sym 23318 $true
.sym 23319 CLK$2$2
.sym 23320 $false
.sym 23321 $abc$51270$n1940
.sym 23322 I2C.byte_counter[3]
.sym 23323 I2C.byte_counter[2]
.sym 23324 rststate[1]
.sym 23325 I2C.byte_counter[1]
.sym 23326 I2C.byte_counter[4]
.sym 23327 rststate[0]
.sym 23328 rststate[3]
.sym 23357 $false
.sym 23394 $auto$alumacc.cc:474:replace_alu$9594.C[1]
.sym 23396 $abc$51270$n35$2
.sym 23397 rststate[0]
.sym 23400 $auto$alumacc.cc:474:replace_alu$9594.C[2]
.sym 23401 $false
.sym 23402 $false
.sym 23403 rststate[1]
.sym 23404 $auto$alumacc.cc:474:replace_alu$9594.C[1]
.sym 23406 $auto$alumacc.cc:474:replace_alu$9594.C[3]
.sym 23407 $false
.sym 23408 $false
.sym 23409 rststate[2]
.sym 23410 $auto$alumacc.cc:474:replace_alu$9594.C[2]
.sym 23413 $false
.sym 23414 $false
.sym 23415 rststate[3]
.sym 23416 $auto$alumacc.cc:474:replace_alu$9594.C[3]
.sym 23419 $abc$51270$n2006
.sym 23420 I2C.byte_counter[4]
.sym 23421 $false
.sym 23422 $false
.sym 23425 rststate[3]
.sym 23426 rststate[2]
.sym 23427 rststate[1]
.sym 23428 rststate[0]
.sym 23431 $abc$51270$n1499
.sym 23432 $false
.sym 23433 $false
.sym 23434 $false
.sym 23437 I2C.FLT_SDA.out
.sym 23438 $false
.sym 23439 $false
.sym 23440 $false
.sym 23441 $abc$51270$n1217
.sym 23442 CLK$2$2
.sym 23443 $false
.sym 23447 $abc$51270$n1285
.sym 23449 KEYBOARD.ROWS_EN[9]
.sym 23530 $abc$51270$n2006
.sym 23531 I2C.byte_counter[2]
.sym 23532 $false
.sym 23533 $false
.sym 23536 $abc$51270$n2006
.sym 23537 I2C.byte_counter[1]
.sym 23538 $false
.sym 23539 $false
.sym 23542 $abc$51270$n875
.sym 23543 $abc$51270$n305
.sym 23544 $abc$51270$n882
.sym 23545 $false
.sym 23548 $abc$51270$n305
.sym 23549 $abc$51270$n875
.sym 23550 $abc$51270$n882
.sym 23551 $false
.sym 23554 $abc$51270$n1496
.sym 23555 $false
.sym 23556 $false
.sym 23557 $false
.sym 23560 I2C.FLT_SDA.out
.sym 23561 $false
.sym 23562 $false
.sym 23563 $false
.sym 23564 $abc$51270$n1205
.sym 23565 CLK$2$2
.sym 23566 $false
.sym 23567 $abc$51270$n35
.sym 23568 I2C_OUT_DESC_MASK[2]
.sym 23569 I2C_OUT_DESC_MASK[5]
.sym 23570 I2C_OUT_DESC_MASK[4]
.sym 23571 I2C_OUT_DESC_MASK[1]
.sym 23573 I2C_OUT_DESC_MASK[0]
.sym 23641 $abc$51270$n846
.sym 23642 $abc$51270$n859
.sym 23643 I2C.FLT_SCL.RESET
.sym 23644 $abc$51270$n861
.sym 23647 I2C.received_byte[0]
.sym 23648 I2C.received_byte[3]
.sym 23649 $abc$51270$n823
.sym 23650 $false
.sym 23653 I2C.received_byte[7]
.sym 23654 $false
.sym 23655 $false
.sym 23656 $false
.sym 23659 $abc$51270$n30
.sym 23660 $false
.sym 23661 $false
.sym 23662 $false
.sym 23665 $false
.sym 23666 $false
.sym 23667 $abc$51270$n1493
.sym 23668 $false
.sym 23671 $abc$51270$n846
.sym 23672 $abc$51270$n1228_1
.sym 23673 $abc$51270$n861
.sym 23674 $abc$51270$n1944
.sym 23677 $abc$51270$n1281
.sym 23678 $abc$51270$n2173
.sym 23679 $abc$51270$n1493
.sym 23680 $abc$51270$n1280
.sym 23687 $true
.sym 23688 CLK$2$2
.sym 23689 $false
.sym 23692 $auto$alumacc.cc:474:replace_alu$9606.C[2]
.sym 23693 $auto$alumacc.cc:474:replace_alu$9606.C[3]
.sym 23694 $auto$alumacc.cc:474:replace_alu$9606.C[4]
.sym 23695 $auto$alumacc.cc:474:replace_alu$9606.C[5]
.sym 23696 $auto$alumacc.cc:474:replace_alu$9606.C[6]
.sym 23697 I2C_INPUT_LEN[7]
.sym 23764 $abc$51270$n1075
.sym 23765 $abc$51270$n21
.sym 23766 $abc$51270$n2421
.sym 23767 $false
.sym 23770 $false
.sym 23771 I2C.byte_counter[3]
.sym 23772 $false
.sym 23773 $auto$alumacc.cc:474:replace_alu$9606.C[3]
.sym 23776 $false
.sym 23777 I2C.byte_counter[4]
.sym 23778 $false
.sym 23779 $auto$alumacc.cc:474:replace_alu$9606.C[4]
.sym 23782 $false
.sym 23783 I2C.byte_counter[2]
.sym 23784 $false
.sym 23785 $auto$alumacc.cc:474:replace_alu$9606.C[2]
.sym 23788 $false
.sym 23789 I2C.byte_counter[0]
.sym 23790 $false
.sym 23791 $false
.sym 23794 $false
.sym 23795 I2C.byte_counter[6]
.sym 23796 $false
.sym 23797 $auto$alumacc.cc:474:replace_alu$9606.C[6]
.sym 23800 $2\I2C_INPUT_LEN[7:0][1]
.sym 23801 $false
.sym 23802 $false
.sym 23803 $false
.sym 23806 $false
.sym 23807 I2C.byte_counter[5]
.sym 23808 $false
.sym 23809 $auto$alumacc.cc:474:replace_alu$9606.C[5]
.sym 23810 $abc$51270$n1117
.sym 23811 CLK$2$2
.sym 23812 $abc$51270$n35$2
.sym 23813 LED2$2
.sym 23818 LED3$2
.sym 23887 I2C_INPUT_LEN[2]
.sym 23888 I2C_INPUT_LEN[0]
.sym 23889 I2C_INPUT_LEN[1]
.sym 23890 $false
.sym 23893 I2C_INPUT_LEN[3]
.sym 23894 $false
.sym 23895 $false
.sym 23896 $false
.sym 23899 I2C_INPUT_LEN[5]
.sym 23900 $false
.sym 23901 $false
.sym 23902 $false
.sym 23905 I2C_INPUT_LEN[2]
.sym 23906 $false
.sym 23907 $false
.sym 23908 $false
.sym 23911 I2C_INPUT_LEN[3]
.sym 23912 I2C_INPUT_LEN[2]
.sym 23913 $abc$51270$n852
.sym 23914 $false
.sym 23917 I2C_INPUT_LEN[4]
.sym 23918 I2C_INPUT_LEN[5]
.sym 23919 I2C_INPUT_LEN[6]
.sym 23920 I2C_INPUT_LEN[7]
.sym 23923 I2C.received_byte[3]
.sym 23924 $false
.sym 23925 $false
.sym 23926 $false
.sym 23929 I2C_INPUT_LEN[1]
.sym 23930 $false
.sym 23931 $false
.sym 23932 $false
.sym 23938 $abc$51270$n1393
.sym 23939 $abc$51270$n2457
.sym 23940 $true$2
.sym 23941 $abc$51270$n896_1
.sym 23942 KEYBOARD.init_delay_cnt[1]
.sym 23972 $true
.sym 24009 $abc$51270$n2452$2
.sym 24010 $false
.sym 24011 $abc$51270$n2452
.sym 24012 $false
.sym 24013 $false
.sym 24015 $auto$alumacc.cc:474:replace_alu$9519.C[3]
.sym 24017 $false
.sym 24018 $abc$51270$n2453
.sym 24021 $auto$alumacc.cc:474:replace_alu$9519.C[4]
.sym 24023 $false
.sym 24024 $abc$51270$n2454
.sym 24027 $auto$alumacc.cc:474:replace_alu$9519.C[5]
.sym 24029 $false
.sym 24030 $abc$51270$n2455
.sym 24033 $auto$alumacc.cc:474:replace_alu$9519.C[6]
.sym 24035 $false
.sym 24036 $abc$51270$n2456
.sym 24039 $auto$alumacc.cc:474:replace_alu$9519.C[7]
.sym 24041 $false
.sym 24042 $abc$51270$n2457
.sym 24045 $abc$51270$n2422$2
.sym 24047 $false
.sym 24048 $abc$51270$n2458
.sym 24055 $abc$51270$n2422$2
.sym 24061 KEYBOARD.init_delay_cnt[2]
.sym 24062 KEYBOARD.init_delay_cnt[3]
.sym 24063 KEYBOARD.init_delay_cnt[0]
.sym 24095 $true
.sym 24132 $abc$51270$n230$2
.sym 24133 $false
.sym 24134 $abc$51270$n230
.sym 24135 $false
.sym 24136 $false
.sym 24138 $auto$alumacc.cc:474:replace_alu$9514.C[3]
.sym 24140 $true$2
.sym 24141 $abc$51270$n228
.sym 24144 $auto$alumacc.cc:474:replace_alu$9514.C[4]
.sym 24146 $false
.sym 24147 $abc$51270$n227
.sym 24150 $auto$alumacc.cc:474:replace_alu$9514.C[5]
.sym 24152 $false
.sym 24153 $abc$51270$n225
.sym 24156 $auto$alumacc.cc:474:replace_alu$9514.C[6]
.sym 24158 $false
.sym 24159 $abc$51270$n224
.sym 24162 $auto$alumacc.cc:474:replace_alu$9514.C[7]
.sym 24164 $false
.sym 24165 $abc$51270$n222
.sym 24168 $abc$51270$n2421$2
.sym 24170 $false
.sym 24171 $abc$51270$n221
.sym 24178 $abc$51270$n2421$2
.sym 24185 KEYBOARD.ROWS_EN[12]
.sym 24189 KEYBOARD.ROWS_EN[8]
.sym 24256 $false
.sym 24257 $false
.sym 24258 ring_rd[0]
.sym 24259 $false
.sym 24262 I2C_INPUT_LEN[7]
.sym 24263 $false
.sym 24264 $false
.sym 24265 $false
.sym 24268 $abc$51270$n396
.sym 24269 $false
.sym 24270 $false
.sym 24271 $false
.sym 24274 $abc$51270$n394
.sym 24275 $false
.sym 24276 $false
.sym 24277 $false
.sym 24286 $abc$51270$n383
.sym 24287 $false
.sym 24288 $false
.sym 24289 $false
.sym 24302 $abc$51270$n1257
.sym 24303 CLK$2$2
.sym 24304 $abc$51270$n35$2
.sym 24305 $abc$51270$n1610
.sym 24306 $abc$51270$n725
.sym 24307 $abc$51270$n723
.sym 24308 KEYBOARD.row_time[3]
.sym 24309 KEYBOARD.row_time[4]
.sym 24310 KEYBOARD.row_time[2]
.sym 24311 KEYBOARD.row_time[1]
.sym 24312 KEYBOARD.row_time[0]
.sym 24341 $true
.sym 24378 KEYBOARD.row_time[0]$2
.sym 24379 $false
.sym 24380 KEYBOARD.row_time[0]
.sym 24381 $false
.sym 24382 $false
.sym 24384 $auto$alumacc.cc:474:replace_alu$9641.C[2]
.sym 24386 $false
.sym 24387 KEYBOARD.row_time[1]
.sym 24390 $auto$alumacc.cc:474:replace_alu$9641.C[3]
.sym 24391 $false
.sym 24392 $false
.sym 24393 KEYBOARD.row_time[2]
.sym 24394 $auto$alumacc.cc:474:replace_alu$9641.C[2]
.sym 24396 $auto$alumacc.cc:474:replace_alu$9641.C[4]
.sym 24397 $false
.sym 24398 $false
.sym 24399 KEYBOARD.row_time[3]
.sym 24400 $auto$alumacc.cc:474:replace_alu$9641.C[3]
.sym 24402 $auto$alumacc.cc:474:replace_alu$9641.C[5]
.sym 24403 $false
.sym 24404 $false
.sym 24405 KEYBOARD.row_time[4]
.sym 24406 $auto$alumacc.cc:474:replace_alu$9641.C[4]
.sym 24408 $auto$alumacc.cc:474:replace_alu$9641.C[6]
.sym 24409 $false
.sym 24410 $false
.sym 24411 KEYBOARD.row_time[5]
.sym 24412 $auto$alumacc.cc:474:replace_alu$9641.C[5]
.sym 24414 $auto$alumacc.cc:474:replace_alu$9641.C[7]
.sym 24415 $false
.sym 24416 $false
.sym 24417 KEYBOARD.row_time[6]
.sym 24418 $auto$alumacc.cc:474:replace_alu$9641.C[6]
.sym 24420 $auto$alumacc.cc:474:replace_alu$9641.C[8]
.sym 24421 $false
.sym 24422 $false
.sym 24423 KEYBOARD.row_time[7]
.sym 24424 $auto$alumacc.cc:474:replace_alu$9641.C[7]
.sym 24429 $abc$51270$n1002
.sym 24431 $abc$51270$n726
.sym 24432 $abc$51270$n29
.sym 24433 $abc$51270$n1001
.sym 24434 KEYBOARD.row_time[10]
.sym 24435 KEYBOARD.row_time[11]
.sym 24464 $auto$alumacc.cc:474:replace_alu$9641.C[8]
.sym 24501 $auto$alumacc.cc:474:replace_alu$9641.C[9]
.sym 24502 $false
.sym 24503 $false
.sym 24504 KEYBOARD.row_time[8]
.sym 24505 $auto$alumacc.cc:474:replace_alu$9641.C[8]
.sym 24507 $auto$alumacc.cc:474:replace_alu$9641.C[10]
.sym 24508 $false
.sym 24509 $false
.sym 24510 KEYBOARD.row_time[9]
.sym 24511 $auto$alumacc.cc:474:replace_alu$9641.C[9]
.sym 24513 $auto$alumacc.cc:474:replace_alu$9641.C[11]
.sym 24514 $false
.sym 24515 $false
.sym 24516 KEYBOARD.row_time[10]
.sym 24517 $auto$alumacc.cc:474:replace_alu$9641.C[10]
.sym 24519 $auto$alumacc.cc:474:replace_alu$9641.C[12]
.sym 24520 $false
.sym 24521 $false
.sym 24522 KEYBOARD.row_time[11]
.sym 24523 $auto$alumacc.cc:474:replace_alu$9641.C[11]
.sym 24526 $false
.sym 24527 $false
.sym 24528 KEYBOARD.row_time[12]
.sym 24529 $auto$alumacc.cc:474:replace_alu$9641.C[12]
.sym 24532 $abc$51270$n1618
.sym 24533 $false
.sym 24534 $false
.sym 24535 $false
.sym 24538 $abc$51270$n1626
.sym 24539 $false
.sym 24540 $false
.sym 24541 $false
.sym 24544 $abc$51270$n1617
.sym 24545 $false
.sym 24546 $false
.sym 24547 $false
.sym 24548 $abc$51270$n1257
.sym 24549 CLK$2$2
.sym 24550 $abc$51270$n35$2
.sym 24596 $false
.sym 24598 KEYBOARD.ROWS_EN[4]
.sym 24599 $false
.sym 24601 KEYBOARD.ROWS_EN[5]
.sym 24724 SCL$2
.sym 24725 $false
.sym 24726 $false
.sym 24727 $false
.sym 24748 I2C.SDA_IN
.sym 24749 $false
.sym 24750 $false
.sym 24751 $false
.sym 24764 $true
.sym 24765 CLK$2$2
.sym 24766 $false
.sym 24921 I2C.SDAF
.sym 24922 $false
.sym 24923 $false
.sym 24924 $false
.sym 24931 $abc$51270$n1429
.sym 24932 CLK$2$2
.sym 24933 $abc$51270$n35$2
.sym 25002 $true
.sym 25039 $abc$51270$n2008$2
.sym 25040 $false
.sym 25041 $abc$51270$n2008
.sym 25042 $false
.sym 25043 $false
.sym 25045 $auto$alumacc.cc:474:replace_alu$9620.C[2]$2
.sym 25047 $abc$51270$n2010
.sym 25048 $true$2
.sym 25051 $auto$alumacc.cc:474:replace_alu$9620.C[3]$2
.sym 25053 $abc$51270$n2012
.sym 25054 $true$2
.sym 25055 $auto$alumacc.cc:474:replace_alu$9620.C[2]$2
.sym 25057 $abc$51270$n2394$2
.sym 25059 $abc$51270$n2014
.sym 25060 $true$2
.sym 25061 $auto$alumacc.cc:474:replace_alu$9620.C[3]$2
.sym 25067 $abc$51270$n2394$2
.sym 25076 I2C.FLT_SCL.out
.sym 25077 I2C.SCLF
.sym 25078 $false
.sym 25079 $false
.sym 25082 I2C.SCLF
.sym 25083 $false
.sym 25084 $false
.sym 25085 $false
.sym 25086 $abc$51270$n1439
.sym 25087 CLK$2$2
.sym 25088 $abc$51270$n35$2
.sym 25195 I2C.FLT_SCL.counter[0]
.sym 25196 I2C.FLT_SCL.counter[1]
.sym 25197 $false
.sym 25198 $false
.sym 25201 $false
.sym 25202 I2C.FLT_SCL.counter[0]
.sym 25203 $false
.sym 25204 $false
.sym 25207 I2C.FLT_SCL.counter[0]
.sym 25208 I2C.FLT_SCL.counter[1]
.sym 25209 I2C.FLT_SCL.counter[2]
.sym 25210 $abc$51270$n1633
.sym 25213 $abc$51270$n2335
.sym 25214 $abc$51270$n1017
.sym 25215 $abc$51270$n2336
.sym 25216 $abc$51270$n1636
.sym 25219 I2C.FLT_SCL.counter[0]
.sym 25220 I2C.FLT_SCL.counter[1]
.sym 25221 I2C.FLT_SCL.counter[2]
.sym 25222 $abc$51270$n1017
.sym 25225 $abc$51270$n2335
.sym 25226 $false
.sym 25227 $false
.sym 25228 $false
.sym 25231 I2C.FLT_SCL.counter[0]
.sym 25232 I2C.FLT_SCL.counter[1]
.sym 25233 I2C.FLT_SCL.counter[2]
.sym 25234 $abc$51270$n1636
.sym 25237 $abc$51270$n2336
.sym 25238 $false
.sym 25239 $false
.sym 25240 $false
.sym 25241 $abc$51270$n1440
.sym 25242 CLK$2$2
.sym 25243 $abc$51270$n35$2
.sym 25312 $true
.sym 25349 I2C.FLT_SCL.counter[0]$2
.sym 25350 $false
.sym 25351 I2C.FLT_SCL.counter[0]
.sym 25352 $false
.sym 25353 $false
.sym 25355 $auto$alumacc.cc:474:replace_alu$9623.C[2]
.sym 25357 I2C.FLT_SCL.counter[1]
.sym 25358 $true$2
.sym 25362 $false
.sym 25363 I2C.FLT_SCL.counter[2]
.sym 25364 $false
.sym 25365 $auto$alumacc.cc:474:replace_alu$9623.C[2]
.sym 25374 I2C.FLT_SDA.out
.sym 25375 $false
.sym 25376 $false
.sym 25377 $false
.sym 25396 $abc$51270$n1177
.sym 25397 CLK$2$2
.sym 25398 $false
.sym 25467 $true
.sym 25504 $abc$51270$n1493$2
.sym 25505 $false
.sym 25506 $abc$51270$n1493
.sym 25507 $false
.sym 25508 $false
.sym 25510 $auto$alumacc.cc:474:replace_alu$9617.C[2]
.sym 25512 $false
.sym 25513 $abc$51270$n1494
.sym 25516 $auto$alumacc.cc:474:replace_alu$9617.C[3]
.sym 25517 $false
.sym 25518 $false
.sym 25519 $abc$51270$n1496
.sym 25520 $auto$alumacc.cc:474:replace_alu$9617.C[2]
.sym 25522 $auto$alumacc.cc:474:replace_alu$9617.C[4]
.sym 25523 $false
.sym 25524 $false
.sym 25525 $abc$51270$n1497
.sym 25526 $auto$alumacc.cc:474:replace_alu$9617.C[3]
.sym 25528 $auto$alumacc.cc:474:replace_alu$9617.C[5]
.sym 25529 $false
.sym 25530 $false
.sym 25531 $abc$51270$n1499
.sym 25532 $auto$alumacc.cc:474:replace_alu$9617.C[4]
.sym 25534 $auto$alumacc.cc:474:replace_alu$9617.C[6]
.sym 25535 $false
.sym 25536 $false
.sym 25537 $abc$51270$n1500
.sym 25538 $auto$alumacc.cc:474:replace_alu$9617.C[5]
.sym 25540 $auto$alumacc.cc:474:replace_alu$9617.C[7]
.sym 25541 $false
.sym 25542 $false
.sym 25543 $abc$51270$n1502
.sym 25544 $auto$alumacc.cc:474:replace_alu$9617.C[6]
.sym 25547 $false
.sym 25548 $false
.sym 25549 $abc$51270$n1503
.sym 25550 $auto$alumacc.cc:474:replace_alu$9617.C[7]
.sym 25556 SCL$2
.sym 25660 $false
.sym 25661 $abc$51270$n35$2
.sym 25662 rststate[0]
.sym 25663 $false
.sym 25666 $abc$51270$n1281
.sym 25667 $abc$51270$n2176
.sym 25668 $abc$51270$n1497
.sym 25669 $abc$51270$n1280
.sym 25672 $abc$51270$n1281
.sym 25673 $abc$51270$n2175
.sym 25674 $abc$51270$n1496
.sym 25675 $abc$51270$n1280
.sym 25678 $abc$51270$n846
.sym 25679 $abc$51270$n1228_1
.sym 25680 $abc$51270$n861
.sym 25681 $abc$51270$n1942
.sym 25684 $abc$51270$n1494
.sym 25685 $abc$51270$n1285
.sym 25686 $abc$51270$n1280
.sym 25687 $false
.sym 25690 $abc$51270$n1281
.sym 25691 $abc$51270$n2177
.sym 25692 $abc$51270$n1499
.sym 25693 $abc$51270$n1280
.sym 25696 $abc$51270$n846
.sym 25697 $abc$51270$n1228_1
.sym 25698 $abc$51270$n861
.sym 25699 $abc$51270$n1940
.sym 25702 $abc$51270$n846
.sym 25703 $abc$51270$n1228_1
.sym 25704 $abc$51270$n861
.sym 25705 $abc$51270$n1946
.sym 25706 $true
.sym 25707 CLK$2$2
.sym 25708 $false
.sym 25709 I2C.SDA_IN
.sym 25833 $abc$51270$n1281
.sym 25834 $2\I2C_INPUT_LEN[7:0][1]
.sym 25835 $false
.sym 25836 $false
.sym 25845 $abc$51270$n2576
.sym 25846 $false
.sym 25847 $false
.sym 25848 $false
.sym 25861 $abc$51270$n1404$2
.sym 25862 CLK$2$2
.sym 25863 $abc$51270$n31
.sym 25970 I2C.FLT_SCL.RESET
.sym 25971 $false
.sym 25972 $false
.sym 25973 $false
.sym 25976 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 25977 $false
.sym 25978 $false
.sym 25979 $false
.sym 25982 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 25983 $false
.sym 25984 $false
.sym 25985 $false
.sym 25988 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 25989 $false
.sym 25990 $false
.sym 25991 $false
.sym 25994 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 25995 $false
.sym 25996 $false
.sym 25997 $false
.sym 26006 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 26007 $false
.sym 26008 $false
.sym 26009 $false
.sym 26016 $abc$51270$n1119
.sym 26017 CLK$2$2
.sym 26018 $abc$51270$n35$2
.sym 26087 $true
.sym 26124 I2C.byte_counter[0]$2
.sym 26125 $false
.sym 26126 I2C.byte_counter[0]
.sym 26127 $false
.sym 26128 $false
.sym 26130 $auto$alumacc.cc:474:replace_alu$9606.C[2]$2
.sym 26132 I2C.byte_counter[1]
.sym 26133 $true$2
.sym 26136 $auto$alumacc.cc:474:replace_alu$9606.C[3]$2
.sym 26138 I2C.byte_counter[2]
.sym 26139 $true$2
.sym 26140 $auto$alumacc.cc:474:replace_alu$9606.C[2]$2
.sym 26142 $auto$alumacc.cc:474:replace_alu$9606.C[4]$2
.sym 26144 I2C.byte_counter[3]
.sym 26145 $true$2
.sym 26146 $auto$alumacc.cc:474:replace_alu$9606.C[3]$2
.sym 26148 $auto$alumacc.cc:474:replace_alu$9606.C[5]$2
.sym 26150 I2C.byte_counter[4]
.sym 26151 $true$2
.sym 26152 $auto$alumacc.cc:474:replace_alu$9606.C[4]$2
.sym 26154 $auto$alumacc.cc:474:replace_alu$9606.C[6]$2
.sym 26156 I2C.byte_counter[5]
.sym 26157 $true$2
.sym 26158 $auto$alumacc.cc:474:replace_alu$9606.C[5]$2
.sym 26160 $auto$alumacc.cc:474:replace_alu$9606.C[7]
.sym 26162 I2C.byte_counter[6]
.sym 26163 $true$2
.sym 26164 $auto$alumacc.cc:474:replace_alu$9606.C[6]$2
.sym 26167 $false
.sym 26168 I2C.byte_counter[7]
.sym 26169 $false
.sym 26170 $auto$alumacc.cc:474:replace_alu$9606.C[7]
.sym 26171 $abc$51270$n1117
.sym 26172 CLK$2$2
.sym 26173 $abc$51270$n35$2
.sym 26280 temp_output_report[0]
.sym 26281 $false
.sym 26282 $false
.sym 26283 $false
.sym 26310 temp_output_report[1]
.sym 26311 $false
.sym 26312 $false
.sym 26313 $false
.sym 26326 $abc$51270$n1138
.sym 26327 CLK$2$2
.sym 26328 $abc$51270$n35$2
.sym 26447 $abc$51270$n896_1
.sym 26448 KEYBOARD.init_delay_cnt[0]
.sym 26449 I2C.FLT_SCL.RESET
.sym 26450 $false
.sym 26453 I2C_INPUT_LEN[6]
.sym 26454 $false
.sym 26455 $false
.sym 26456 $false
.sym 26459 $false
.sym 26460 $false
.sym 26461 $false
.sym 26462 $false
.sym 26465 KEYBOARD.init_delay_cnt[0]
.sym 26466 KEYBOARD.init_delay_cnt[1]
.sym 26467 KEYBOARD.init_delay_cnt[2]
.sym 26468 KEYBOARD.init_delay_cnt[3]
.sym 26471 KEYBOARD.init_delay_cnt[1]
.sym 26472 $false
.sym 26473 $false
.sym 26474 $false
.sym 26481 $abc$51270$n1393
.sym 26482 CLK$2$2
.sym 26483 $abc$51270$n35$2
.sym 26552 $true
.sym 26589 KEYBOARD.init_delay_cnt[0]$2
.sym 26590 $false
.sym 26591 KEYBOARD.init_delay_cnt[0]
.sym 26592 $false
.sym 26593 $false
.sym 26595 $auto$alumacc.cc:474:replace_alu$9635.C[2]
.sym 26597 $false
.sym 26598 KEYBOARD.init_delay_cnt[1]
.sym 26601 $auto$alumacc.cc:474:replace_alu$9635.C[3]
.sym 26602 $false
.sym 26603 $false
.sym 26604 KEYBOARD.init_delay_cnt[2]
.sym 26605 $auto$alumacc.cc:474:replace_alu$9635.C[2]
.sym 26608 $false
.sym 26609 $false
.sym 26610 KEYBOARD.init_delay_cnt[3]
.sym 26611 $auto$alumacc.cc:474:replace_alu$9635.C[3]
.sym 26614 $false
.sym 26615 $false
.sym 26616 KEYBOARD.init_delay_cnt[0]
.sym 26617 $false
.sym 26636 $abc$51270$n1392
.sym 26637 CLK$2$2
.sym 26638 $abc$51270$n35$2
.sym 26763 $abc$51270$n2579
.sym 26764 $false
.sym 26765 $false
.sym 26766 $false
.sym 26787 $abc$51270$n2575
.sym 26788 $false
.sym 26789 $false
.sym 26790 $false
.sym 26791 $abc$51270$n1404$2
.sym 26792 CLK$2$2
.sym 26793 $abc$51270$n31
.sym 26900 KEYBOARD.row_time[1]
.sym 26901 KEYBOARD.row_time[0]
.sym 26902 $false
.sym 26903 $false
.sym 26906 $abc$51270$n1607
.sym 26907 $abc$51270$n1609
.sym 26908 $abc$51270$n1612
.sym 26909 $abc$51270$n1613
.sym 26912 $abc$51270$n1610
.sym 26913 $abc$51270$n725
.sym 26914 $false
.sym 26915 $false
.sym 26918 $abc$51270$n1613
.sym 26919 $false
.sym 26920 $false
.sym 26921 $false
.sym 26924 $abc$51270$n1607
.sym 26925 $false
.sym 26926 $false
.sym 26927 $false
.sym 26930 $abc$51270$n1612
.sym 26931 $false
.sym 26932 $false
.sym 26933 $false
.sym 26936 $abc$51270$n1610
.sym 26937 $false
.sym 26938 $false
.sym 26939 $false
.sym 26942 $abc$51270$n1609
.sym 26943 $false
.sym 26944 $false
.sym 26945 $false
.sym 26946 $abc$51270$n1257
.sym 26947 CLK$2$2
.sym 26948 $abc$51270$n35$2
.sym 27061 $abc$51270$n1617
.sym 27062 $abc$51270$n1621
.sym 27063 $abc$51270$n1626
.sym 27064 $abc$51270$n700
.sym 27073 $abc$51270$n1617
.sym 27074 $abc$51270$n1618
.sym 27075 $abc$51270$n1620
.sym 27076 $abc$51270$n1626
.sym 27079 $abc$51270$n723
.sym 27080 $abc$51270$n726
.sym 27081 $abc$51270$n1621
.sym 27082 $false
.sym 27085 $abc$51270$n1618
.sym 27086 $abc$51270$n1620
.sym 27087 $abc$51270$n723
.sym 27088 $abc$51270$n1002
.sym 27091 $abc$51270$n1620
.sym 27092 $false
.sym 27093 $false
.sym 27094 $false
.sym 27097 $abc$51270$n1621
.sym 27098 $false
.sym 27099 $false
.sym 27100 $false
.sym 27101 $abc$51270$n1257
.sym 27102 CLK$2$2
.sym 27103 $abc$51270$n35$2
.sym 27189 $false
.sym 27191 KEYBOARD.ROWS_EN[6]
.sym 27192 $false
.sym 27194 KEYBOARD.ROWS_EN[7]
.sym 27283 $false
.sym 27285 KEYBOARD.ROWS_EN[8]
.sym 27310 $false
.sym 27312 KEYBOARD.ROWS_EN[9]
.sym 27313 $false
.sym 27315 KEYBOARD.ROWS_EN[10]
.sym 27370 $false
.sym 27372 KEYBOARD.ROWS_EN[11]
.sym 27373 $false
.sym 27375 KEYBOARD.ROWS_EN[12]
.sym 27400 COM_DCD$2
.sym 27429 $abc$51270$n1418
.sym 27430 $false
.sym 27432 I2C.SDA_DIR
.sym 27459 $abc$51270$n35
.sym 27463 I2C_TRANS
.sym 27519 LED4$2
.sym 27522 LED3$2
.sym 27549 LED2$2
.sym 27552 LED1$2