.comment arachne-pnr 0.1+ (git sha1 8c071a2, g++ 4.8.4-2ubuntu1~14.04.3 -O2)
.device 1k
.io_tile 1 0
000011110000000010
000111111000000000
000000000000000000
000000000000000001
000000000000000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 2 0
000001011000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000100000000000000
100000000001000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 6 0
000000011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000001000
000000000000000000
000000000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000100000001000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000001100000000000000000000
111000000000000001000110010000001001001100111000000000
000000000000000000000010000000001100110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000001100110010000001001001100110000000000
000000000000000000000010000000001011110011000000000000
110000000000000011100000001001101111100000000000000010
000000000000001011100000001001101010000000000000000001
000000000000000001100000000101000000000000000100000000
000000000000000000000000000011000000000001000000000000
000000000000000011100000000001000000000000000100000000
000000000000001011100000000111100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000011100000000001000000000000
.ramb_tile 3 1
000000000001000000000000010000000000010000
000000000000100000000011000000000000010000
000000000000000000000000000000000000000100
010000000000000000000000000000000000010000
010000000000000000000000000000000000010100
010000000000000000000000000000000000010000
000000000000000000000000000000000000010000
000000001100000000000000000000000000100000
000000000000000000000000000000000000000010
000000000000000000000000000000000000000010
000000000000000000000000000000000000001001
000000000000000000000000000000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000010
000000000000000000000000000000000000010000
000000000000000000000000000000000000000010
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000001000111110101011000110000000000000000
000000000000001001000111110101101001111000000000000000
111000000000001001100010010001100000000000000000000000
000000000000001101000111110001100000000011000000000000
110000000000001001100000001101000000000000110000000001
110000000000001111000011111101001000000000000000000000
000000000000000111110010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000000000000000000000001001101010000011010000000000
000000000000000000000000000101111000000011110000000000
000000000000000000000000000001100000000011110000000000
000000000000000000000000001111001001000011000000000000
000000000000000000000010011101000000000010010110000010
000000000000000000000011011101001000000001011000000000
110000000000000000000000000001100000000010010100000000
000000000000000000010000000001101011000001011000000101
.logic_tile 6 1
000000000000001000000110011111000000000010000000000000
000000001110000111000010001011001100000000000000000000
000010100000000001000000011001100000000001000000000000
000000000000000001000010110001000000000000000000000000
000000000000001001000000011101011010101100000000000000
000000001100000001100010101101101010111100000000000000
110001000000001001000010000101011000110000000000000000
100010101010100101100100000011011101010100000000000000
010000000000001011100111100001001011011100000000000000
000000000000010011000000001001101010001100000000000000
000000000001000000000011110000000000000000000000000000
000000001000000000000110000000000000000000000000000000
000000000000000000000011100111111100110000000000000000
000000000000001001000100000001111111010100000000000000
000100000000000000010000000000000000000000000000000000
000101000010000000000010100000000000000000000000000000
.logic_tile 7 1
100000000110000001000000000000000000000000000101000000
000000000000000000000010101001000000000010000000100001
111000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000011100000010000000000000000000100100001
000000000000000000000010010101000000000010000000000000
000000000001000011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000100100001
000000001010001111100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000100000
000000000001000000000000000000000000000000000100000000
000000001000000000000000001101000000000010000001000000
.logic_tile 8 1
000001000000000000000111100101100000000001000000000000
000010000000000001000111101011100000000000000000000000
111000000001001111100000000101000000000001000001000000
000000000000000001000000000101100000000000000000000000
010001000000000111100110001011111010010000000000000100
010000000000001001000000001101011000000000000010100000
000000000000001000000011010001111111100000000000000000
000000000001000001000010001001001110000000000000000000
000000000000000000000110101011011101010000000000000000
000000000000000000000011010011111101000000000000000000
000010000110100101100110110000000000000000000000000000
000001000000011001000010100000000000000000000000000000
000000000000000000000000000101100000000001000000000000
000000000000000000000000000101000000000000000000000000
010000000000011101100000001000000000000000000100000110
100100000000100101000000000001000000000010001100000000
.logic_tile 9 1
000000000000000000000010010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
111010100000001001100110010000000000000000001000000000
000001000000000001000010000000001001000000000000000000
010100000000000000000000000000001000001100111100000100
100100000000000000000000000000001001110011000000000100
001000000100000000000000000000001000001100111101000000
000000000000000000000010010000001101110011000010000000
000000000000000000000110000000001001001100111100100100
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
001000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
010000000001000000000000000000001001001100111100000101
000000000000100000000000000000001001110011000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000001000000000000000000000000000000101000000
000010001000001101000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000100100000100000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000101000000000000001000000000
000000000000000000000010110000000000000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000000000100110110000001001000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000001101100000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000001
.logic_tile 2 2
000000000000001111000000000001100000000000001000000000
000000000000000111000000000000100000000000000000001000
111000000000000011000010000101000000000000001000000000
000000000000000000000100000000101110000000000000000000
010000000000000000000010000001001000001100111000000011
100000000000000000000100000000001101110011000001000000
000000000000000001100000000101101000001100111000000000
000000000000001101000000000000001110110011000000000001
000000000000000000000000000000001000111100000000000000
000000000000000011000011110000000000111100000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000000000000111000000000011000000000010000000000000
000000000000000000000000001001000000000001000100000000
000000000000000000000000000001000000000011000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000010000000000000011011001000000000000
111000000000000000000000000000000000000000
000000010000000000000000000101000000000000
000000000000000000000000000000000000000000
000000000000001011000000000111000000000000
000000000000000000000110101000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000001100000000101100000001000000000000000
000010100000000000000000001111000000000000
000100000000000101100000001000000000000000
000100000000000000000000001111000000000000
110000000001001111100110111000000000000000
110000000000000101100010100011000000000000
.logic_tile 4 2
000000000000000011000010001001100000000001100000000000
000000000000000001000000000001101011000000110001000000
111000000000100000000011101000000000000000000100000000
000000000001010001000100000111000000000010000000000000
010000001010001000000110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000010000001
000000000000000000000000001001000000000001000100000000
000000000000000000000000000111000000000011000000000000
000000000000100101100000001000000000000000000100000000
000000000001000000000000000011000000000010000000000000
000000000000000000000000001001000000000001000100000000
000000000000000000000000000111100000000011000000000000
000000000000001101100000001001000000000001000100000000
000000000000000101000000000011000000000011000000000000
.logic_tile 5 2
000000000010001001100110011011100001000011110000000000
000000000110000001000010000011001011000011000000000000
111000000000001101000111101011100001000000000000000000
000000000000000001100000001101101010000000110000000000
010000000000000001100000000001111000100101010000000000
100000000000000101000010100011011101100110100000000000
000000000000001111000111111101100000000001000000000000
000000001010001011000111000111001000000011000000000000
000000000000000101000111111001001100000011100000000000
000000000000000001000011101101101000000011000000000000
000000000000000001000000000111011000000100000000100000
000000000000001011100011110101101011000000000000000000
000000000000001101000010101101001100000010110100100000
000000000000000001000000000101001010000000110000000000
000010100000001000000000000001001110000011100100100000
000000000000000101000000001011101110000011000000000000
.logic_tile 6 2
000000000000001001100011101001001001010100000000000000
000000000000000001100011010111011101110000000000000000
000000000000001001100000001001000000000010000000000000
000000000000000111100000001101000000000000000000000000
001000000000000001100110011001111111010100000000000000
000000000000001101000010000001001101110000000000000000
000000000000000011100000010011011111010100000000000000
000000000000000101100010000011011111110000000000000000
000010100000001101000111101001000001000000110000000000
000000000000000111100100000111001010000000000000000000
000000000000000000000000010101000000000010000000100000
000000000000000000000010101101100000000000000000000000
000000000000000011100000000011001111010100000000000000
000000000000000101100000000111101101110000000000000000
000000000000000011110010011101001000001100000000000101
000000000000000101000010100101011010101100000000000010
.logic_tile 7 2
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000001000000000111100000000000001000000000
000000000000000000010000000000001100000000000000000000
010000000000000000000000000111101000001100110000000000
100000000000000001000000000000101110110011000000000000
000000000000001000000110100011000001000001010001000000
000000001100000001000000000101101000000001100000000000
010000000000000111100000011011100001000010000000000000
000000000000000000100011111111001101000000000000000000
000000000000000101100110111001000000000001000000000000
000010000000000000000010100101100000000011000000000000
000000000000000111100000001000000000000010000100000000
000000000000000000100000001101000000000000000000100000
000000000010100101100110110000000000000000000000000000
000000000001010000000010100000000000000000000000000000
.logic_tile 8 2
000010000000001111100000011011100000000011000000000000
000000000000000001000011011101000000000000000000000000
111000000000001101100010101101000000000000100000000000
010000000000010101000000000001101011000000000010000000
110000000000001111100110010001100000000000100000000000
010000000000000001000010000001101010000001000000000000
000000000001011101100110000101101000001100110000000000
000000000000100101000000000000110000110011000000000000
000000000000000000000000010001000001000011000000100000
000000000010000000000011111111001000000011110000000000
000000001010100001100000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000000000111001000000000000000000100000000
000000001110000000000100000101000000000010000100000000
010000001111000000000000001101000000000001000100000000
100000000000000000000000000101100000000011000100000000
.logic_tile 9 2
000000000000001001100110010000001000001100111100000010
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000010
000000000000100001000010000000001000110011000000000000
010100000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000010000000000001001110011000000100000
010000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000001000010000001000000000000001000000000
000000000000000000100100000000000000000000000000001000
111000000000000000000010100011100000000000001000000000
000000000000000000000100000000101001000000000000000000
010000000000000000000000000011000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000001000000000000011010000000000000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000000001000111100000000000000
000000000000000000000010010000000000111100000000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000001111100000000001000000100000
000000000000000001000010101000000000000000000100000010
000000000000000000000000001101000000000010000011000000
.logic_tile 12 2
000000000000000000000000000111100000000000001000000000
000000000000000000000011010000100000000000000000001000
000000000000000111000000000001000000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000001000000011110011000000000000001000000000
000000000000000011000011010000100000000000000000000000
000000000000000011100000000011000001000000001000000000
000000000000000000100011010000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100000000000001000000000
000000000000001011000011100000100000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000010001000000000000010000000000000
000000000100000000000000001011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000001000000001000000000000010000000000000
000000000000000000100000000101000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000011011011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010011001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000011000000000101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
.logic_tile 2 3
000000000000000111000111000000000000000010000010000000
000000000000000000000110001101000000000000000000000000
111000000000000001100111001000000000000010000010000000
000000000000000101000110001001000000000000000000000000
000000000000000111100010100011000001000000100000000001
000000001000000000100110011001101000000000000000000000
000000000000000000000011010000011001001100110000000000
000000000000000000000010000000001100110011000000000000
000000000000100000000110001001000000000000000010000000
000000000000000000000000001111100000000001000000000000
110000000000001001010000000001100001001100110000000000
000000000000000001100000000000101011110011000000000000
000000000001000000000000001001100000000000000100000010
000001000000100000000000001101000000000001000000000000
001000000000000000000110000011101010111100110100000000
000000000000000000000000000001001011010100110000000000
.ramb_tile 3 3
000000000000100001000111101001000000000000
000000000001010000000000001111100000010000
111000000000000011000010000000000000000000
000000000000000000000100000001000000000000
111100000000000000000000000001100000000010
110100000000000001000000001011000000000000
000000000000000000000000001000000000000000
000000000000001111000000001001000000000000
001000000000100000000000010101100000000000
000010000001010111000011110111000000010000
000100000000000011000011101000000000000000
000000000000000000110000001011000000000000
000000000000000111010110100101000000000000
001000000000000000010100000011000000000100
110010000000000001000010001000000000000000
110001000000000000100100000011000000000000
.logic_tile 4 3
000000001100000000000011100111000000000000001000000000
000001000000000000000100000000000000000000000000001000
111000000000000000000110010000000000000000001000000000
000000000000000000000010000000001111000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001010000000000000000000
000000000000000001100111100000000000000000001000000000
000000000000001101000010110000001001000000000000000000
000000000000001000000000000000001000111100000000000000
000000000000000111000000000000000000111100000000000100
000000001110000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000001000000000010001100000000001000010000000
000010000000001111000011110011100000000000000000000000
000000000000000000000000011001111011001100000100000000
000000000000000000000010001101111010101101010000000000
.logic_tile 5 3
000010000000000111100011011101100000000010100000000000
000001000010001101000110001011101001000010010000000010
111000000000000101100111100111100000000010100001000000
000000000000000011100011010111101011000010010000000000
110000000000001111100000010001100000000001000000000000
110000001110001111000010000101000000000000000000000000
000000101100001101100011111011011010010110100000000000
000001000000001111100011000101001000100110100000000010
000000000000000111100000001011011000010110100000000000
000000000000100011000000001101001010100110100000000000
000000000000000000000000001001111010010110100000000001
000000001010000000000011111111101000100110100000100000
000000000000001000000010000101000001000010010110000000
000000000000001111000000000001001000000001011000000000
110000000000000001100110101111100000000010010100100000
000000001000000000000010001001001001000010101000000010
.logic_tile 6 3
000010000000000101100000001011100000000010000000000000
000001000000000001000010000011000000000000000000000000
111000000000000001000010001101100001000000110000000000
000000000000000000100100001001001100000000000000000000
010000000000000011000011100101111010000011010000000000
110000000000000000000000000001011110000011110000000010
000000000000001011000010011001000000000000110000000000
000000000000000101000111110101001100000000000000000010
000010101000000101100000000001100000000010010110000000
000001000000000000000010111011001010000001011000000000
000000100000001101100000001001000000000010010100100000
000000000000000101000000000111101110000001011000000100
001000000110001101100000000101100000000010010100000000
000000000000100101000000000001001110000010101001000000
110000000000000000000000000101100001000010010100000000
000000000000001101000000000001101100000001011001000000
.logic_tile 7 3
000000000000001111000000011101000001000000010000000000
000000000000001101100011110001101100000000000001100000
111110100000001000000111101011000000000000010000000000
000001000010001101000110010011101000000000000000000000
010000000000000000000000010001000001000000000000000000
100000000000000000000010001001001001000000010000000000
000000000000000000000000011001000001000000010010000000
000000000000001101000010000011001110000000000000000000
000000000000100000000000011101100000000000010000100100
000000000001010000000010100001101101000000000000000001
000000100000001101110000001001011001000000000000000000
000001000010100101000000001001011111100000000000100000
000000000000100000000000000001100001000000010000000000
000000000000010000000000000001101001000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010100101000000000010000000000001
.logic_tile 8 3
000000001000000000000110010111101100100000000000000000
000000000000001001000010001111001001000000000000100000
000000000000000000000011000101101011000000000001000000
000100000000010000000100000101101011100000000000000000
000000000000000101100000000111101110010000000000000000
000000000000001001100010001011101110000000000000000000
000000000000100000000011000011001101100000000000000000
000000000001010001000111000111101010000000000000000000
000000000000000001110000010101101010000100000000000000
000000000010011111000011110001011100000000000000000000
000000000000001101100000010011101111000000000000000000
000000000000000101000010100101011001100000000000000000
000000000000000111100110110011101001100000000000000000
000000000000000001100010101111011101000000000001000000
000000000001011000000000000111001100000000000000000010
000000000000000101000010000111111111100000000000000000
.logic_tile 9 3
000000000000001101000010100011101101100000000001100000
000000000000000111000010101101001111000000000000000000
111000000000000101100010110001001100010000000010000000
000100000000000000100010000101001110000000000000000000
110000000000000011100110001101000000000000010000000000
110000000000000111000010101001101101000000000000000000
000000000100000101000000001101011011000100000000000000
000000000100000101000000000101001001000000000000000000
000000000000101011000000001001001000010000000000000000
000000000001010011100010001111011001000000000000000000
000000000010000001100000000011000000000000000000000000
000000000000000000000000001101100000000001000000000000
000000000000001000000111001001000000000000000000000000
000010000000001101000000001111000000000001000000000000
010000000000000000000011001000000000000000000100000000
100000000000000000000000000001000000000010000000000001
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
.logic_tile 11 3
000000000000100001100000001001100000000010000001000000
000000000001011011000011111111100000000000000000000001
111000000100000000000110001011100001000000010000000000
000000000000000001000010001111001110000000000000000000
010000001010000000000000000101100001000000000000000000
010000000000000000000000000111101011000000010000000000
110000000000000101000111100101100000000000100000100100
100000000000000011000110100001001110000000000000000000
000000001010001111000000011011100001000000010000000000
000000000000001011000010001001101000000000110000100000
010001000000001000010110101011000000000000010000100000
000000000000000101000000000101101111000000000000000000
000000000000001111100000010011000000000000010000000100
000000000000000101000011110001001100000000000000000000
010000000000000000000110111000000000000010000101000000
000000000000000001000010001001000000000000000010000000
.logic_tile 12 3
000000000000000111100000010000001000111100000000000000
000000000000000000100011110000000000111100000000010000
111000000000100000000110000011100000000000000001000000
000000001001010000000000000001100000000001000000100100
010000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000010000000011111011000000000000000000
000000000000100000000000001001011101100000000000000000
000000000000000111000110010111000001001100110010000110
000000001010000000110111000000101101110011000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000111000001001100110110100000
000000000000000000000000000000101001110011000000000000
.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000011000010
000000000011000000
000000000000000000
000000000000000001
000000011000000001
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000010000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000101000000000000001001001100111000000000
000000000000101101100010110000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000100
000000000000000011000000000000001000001100111000000000
000000000000000000100000000000001110110011000000000100
000000000000000000000110100000001000001100110000000000
000000000000000000000100000000001011110011000000100000
.logic_tile 2 4
010001000000000001100110010101100000000000010000000000
000000000000001011000011011001101100000000000001000001
111000000000000001100110001011100000000001000000100000
000000000000000011000010000011100000000000000000000010
000000000000000111100110000111000001000001010010000100
001000001000001011000000000101001001000001100000000000
000000000000000000000110011101100000000001000000000000
001000000000000011000011100011100000000000000000000010
000000000000000000000010000001001100001100110010000000
000000000000000001000100000000110000110011000000000101
010000000000001111000000011011100001000000000010000101
000000000000000001000010001001101100000000110000000000
000000000000000000000000000001011001000011000100000000
001000000000000011000000000001001000101011010000000000
000000000000000000000000000101011101001100000100000000
000000000000000000010000000101101010101101010000000000
.ramt_tile 3 4
000100001100000111000111000001100000000000
000110010000000000000100001011100000010000
111000000000000000000111100000000000000000
000000010110001001000000000111000000000000
000000000001010000000000001101100000001000
000000000000000000000000000011100000000000
000000000000000000000000010000000000000000
000000000000000000000011101111000000000000
000000000000001000000000000001000000000001
000000000000001011000010010011000000000000
000000000000000000000111001000000000000000
000000000000001001000000001011000000000000
000000001110100000000000001111100000000000
000000000001010001000010000111000000010000
010000000000000011100000000000000000000000
010000000000000111000000001001000000000000
.logic_tile 4 4
010000000000001000000110001001100001000000000001000000
000000000000000001000010010001101001000000010000000000
111000000000000001000110011111100000000010000000000001
000001000010100101100011111101100000000000000000000000
000000000000001000000000011101111011100000000000000100
000000000000000001000010001101101111000000000000000001
000000000001000111000011111001001001000111110000000000
001000000000000101000011110011011101000011110000000000
000001000000100000000000001101011001010111110000100000
000000100001000000000000000101001101100111110000000001
000000000000000101100111011001111011001001010000000000
000000000010000000000111010101111001010100100000000000
000000000000000000000000001101001001000011010010100000
001000000000000000000000000101111101000011110000000000
000110100000000000000110001000000000000010000100000000
000101001110000000000000001101000000000000000000000000
.logic_tile 5 4
010000000000001101100000001101100000000010100000000010
000001000000001111000010101011101001000010010000000100
111000000000000001000010000011100000000001000000000000
000000000000000000000000000001000000000000000000000000
010010100000001001100110000101100000000010100000000000
110001000000001111000000000111001001000010010000000010
000000000000101111100000001001001101101100000000000000
001000000000011001100010101001011000111100000000000000
110000000000000000000000011011100000000010100000000010
101000000000001111000011100101101001000010010000000010
000000000000001101000010011101000000000001000000000000
000000000000001001100011010011000000000000000000000000
010000000000000111000000000101000000000000000101000000
001000001110000000100000000011000000000001001000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
010010000000000111000000001001000000000000100000000000
000000100000000111000010000001001000000000000000000000
111000000000100000000011101111100000000000000000000000
000000000000000111000011100011100000000001000000000100
010000000000001111000010010001100001000000100000000000
111000000000000001000110000101101000000000000000000000
000000000000000001100110000000000000000000000000000000
001010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010111100000001101100000000001100100000100
000000000000000000000000001101001011000001010000000000
000000000001010000000000001111100000000001100100000010
001000000000100000000000001001101001000001010000000000
010000000000000000010111111101100000000001100100000000
100000100000000000000110001101101010000001010000000001
.logic_tile 7 4
010000000000000001010000000001100000000000001000000000
000000000000000000100000000000000000000000000000001000
111000000000001001010111000000000000000000001000000000
000001000000000011100010000000001101000000000000000000
010000001110000000000011100000001001001100111010000101
110000000100000000000000000000001010110011000000000000
000000100000000111100011100000001000001100110000000000
001000001110000000000011100000001000110011000001000000
000100000010000000000010000001000001000001010010000000
000100000000010000000100001111001001000001100000000000
010000000000000000000000001101100000000000000000100011
000000001110000000000011101001100000000001000000000000
000000000100000000000110001000000000000000000100000000
001000000000000000000000001011000000000010000000000001
010000000000000000000000001000000000000000000100100000
010000001010000000000000001101000000000010000001000000
.logic_tile 8 4
000000000000010111100011100101101101100000000000000000
000000000000001001100110000101011011000000000000100000
111000000000000111100111011011101101110011000000000000
000000000000000000010111100001111100000000000000000000
010000000000000001100010011101011100000010000001000000
111010000000000000000011001111101000000000000000000000
000000000010101000000110101001001000110011000000000000
000000000010000001000111101001011011000000000000000000
000000000000100000000110001111011011110011000000000000
000000100001000000000011010011011111000000000000000000
000000000001010001100000010000000000000000000101000000
000000000000100111000010001001000000000010000000000000
000000000000000000000000001000000000000000000110000001
001010000001011011000000001001000000000010000000000000
010000000001000000000110000000000000000000000100000000
100100000000000000000000000001000000000010000000000001
.logic_tile 9 4
010000000000001000000000000101000000000000100000000001
000000000000010001000011111011001100000000000000000000
111000000000001111100111001101011101010000000001000000
000000000000001011000111011011101001001000000000000000
010010000000000000000010011101000000000000010000000000
011001000000000111000111100001101000000000110000000000
000111100000000000010000000011000000000000000000000001
001110100000000000010000001111001010000000010000000000
000000000000001000000000010000000000000000000000000000
000000000110000111000011100000000000000000000000000000
000000000000001000000010001000000000000000000100100000
000000000000001111000100000001000000000010000001000000
000000000000000000000000011000000000000000000101000001
001000000000000000000011101001000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000101000000000000000000000000000000000000
.logic_tile 11 4
010000000000000111000110001011000000000010000000000001
000000000000000011000010001001000000000000000000000000
111000100110001000000000000101000000000001000000000000
000010000000001011000010011001100000000000000001000000
010000000000000111000011001101101011110011000001000000
011000000000000011000100001011101000000000000000000000
000000100000001111100110001001011011000010000000000000
001010000000000001000011011101001100000000000000000000
000000000000000001110110110001011011000100100100000010
000000001010000000000010100111001011000000000000000000
000000000000001111100000001101000000000000100101000000
000000000000000101100010001111001101000000000010000000
000000000000000001000000000001000000000000100101000010
001000000000000000100000000111001101000000000000000000
010000100000000000000000000011100001000000110100000000
100000001000000000000010010001001111000001110010100000
.logic_tile 12 4
010010100000000011000000000001100000000000001000000000
000001000000000000100000000000100000000000000000001000
111000000001100101100110110000000001000000001000000000
000010000001010000000010100000001010000000000000000000
110001000010000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110100000001001001100110000000000
001000000010000101000000000000001000110011000000000000
000000000000000011000000000111000001001100110000000000
000000000000000000100000000000001011110011000000000000
000000000000000000000000000000000000000000000100100000
001001000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
001000001010001011000000000000000000000000000000000000
110000000000000101100000000000000000000000000100000000
110000000000000000100000000011000000000010000000000000
.io_tile 13 4
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000010000000000001
000000110011000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000001100111000111100000000001000000000000
000000000000000000000010100011000000000000000000000010
111000000000000001000111000001100000000001000000000000
000000000000001101100111000111100000000000000000000010
000000000000001000000010110011100000000001000000000000
001000000000000001000010000011000000000000000000000010
000000000000010001000000001101101100101000110101000001
000000000000100101100000000101011000111100110000000100
000000000000001000000000000101000001000001010100000001
000000000000000101000010101101001000000001100000000100
000000000000001001100000000101101100101000110100000000
000000000000001101000000001001011011111100110000000110
000000000000001000000110100001101111101000110100000000
001000000000000101000010101001011100111100110000000100
000000000000001000000000001111001101111001110100000000
000000000000000001000000001001111000110101110000000110
.logic_tile 2 5
000000000000000111100000001001000001000011010011000000
000000000000000000000011011011001100000011110000000100
111000000001001000000000011011101000011100000010000000
000000000000101101000011110111111000111000000000000000
000000001110001000000000001111000000000001000010000000
001000000000000001000011011001000000000000000000000000
000100000000000000000110100101100000000001000000100000
000000000000000000000000000101100000000000000000000000
000000000000001000000000001101000000000011000000000100
000000000000001101000000000001101100000011010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000010
000000000000001000000000000000000000000000000101000000
001000000000000011000000001001000000000010000000000000
010010000000000000000000000000000000000000000000000000
100001000000001001000000000000000000000000000000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000001101000110000011011001011100000000000000
000000000110000011000000000001101100001100000000000001
111000000000000001100000000101101100101100000000000000
000000000000000000000011111011011001001100000000000000
000000000000010001100000001111101010010100000000000000
000000000000000000000010101011011111100100000000000000
000000000000000101000000011111011000101000010000000000
000000000000000011000010000001111000011000010000000000
000001000000000000000111010001000000000000000000000000
000010100110000000000011110001000000000001000000100001
000000000000001000000010101111100000000001000000000000
000000000000001111000010100101000000000000000000100000
000000000000000001000111010111000000000000010000000000
001000000000000000000010000101101110000000110000000000
000000000000000101100000001011000001000000110100100000
000000000000001111000000001011101011000001110000000000
.logic_tile 5 5
010000000000100101000111100011101100110011110000000000
000000000001000000100110000101011001010011110000000000
111000000000000101100111001111000000000000000000000000
000000000000000000000100000001001001000000010000100000
000000000000001101000111110001100000000011010000000000
001000000000000001000110001101001110000011000000000000
000000000000001101000110010111111011011100000000000000
001000000000000001100010001111011011111000000000000000
000000000000000011100110000101011000111000000000000000
000000000000000111100000001111111100110000000000000000
000000000000000001000000000101011010111101110100000000
000000000000000000000000000001001100111100110000000000
000000000000000001100110011000000000000010000100000000
001000000000000000100011010111000000000000000001000000
000000000000000001000000001101100000000011010100000110
000100000000010000110000000101001010000011110000000000
.logic_tile 6 5
000000000100000111000111010001000001000000100001000000
000000000000000001000110001001001101000000110010000001
111000000000100111000111010011100000000000010000000000
000000001001110000000011001101101000000000000010000000
110000000000101011100110010001100001000010000000000000
111000000001011011100010000001001100000000000000000000
000000000000001111000110010001100001000000100000000000
000000000000000001100010000101101001000000000000000000
000010101100100000000000000001100001000000000000000000
000000000001000000000000000101101001000000010000000000
000000000000000011000000000111100001000001100100000100
000000000100001001000010011001001100000001010000000000
000000001100100000000010001101100000000001100100000000
001000000001000000010000000101101011000001010000000100
010000000001000001100000000101100001000001100100000110
100000000100100000000000001001101010000001010000000000
.logic_tile 7 5
000000000000101111100110100001100001000000100000000000
000000000001011111100111110001001011000000000000000000
111000000000000011100111110001100001000000100001000000
000000000000000111100010000101101001000000000000000000
010000000000001111100110001111000000000010000010000000
011000000000001111100000000011001110000000000000000001
000000000000000011100111101001100000000000000000000000
000000000010001111100000000101100000000001000000000000
000010000000000000000000001111111101000011110000000000
000000000000000000000000001011011110000011100000100000
000010100000000000000010000101111010001100000000000000
000001000110000101000010010001011010001000000000000000
000000000000001011100000000001100000000010000000000000
001000000000000001100000000101000000000000000000000000
010000000000110111000000000101011000000011110100100000
100000000000100101100000000101101001000011100000000000
.logic_tile 8 5
000000000000000101100111111111000000000001000000000000
000000000000001111000010100111100000000000000000000001
111000000000010011100000010111011011000011000000000001
000000000000000000000010110101001010000001000000100110
010000000000001000000000001011100000000000110000000000
011000100000000001000000000111001101000000010000000000
000000000001010101110000001011000000000000000001000000
000000000010100011000010000001000000000001000000000000
000001000000101000010000001001111011000010000000000000
000010000001000001000011111011011001000000000001000000
000000000001000001000000000001100000000011000000000000
000000000000000000000010000101101000000001000000000000
000000000000000001000000000000000000000000000100000110
001000000000000000100011110001000000000010000000000101
010000000000000111000000000000000000000000000100000000
100100000001000000100000001001000000000010000000000001
.logic_tile 9 5
000000000000010011000010100011000000000000000001000000
000000001100100000100010100011000000000001000000000000
111000000000011000000111110001100000000001000000000000
000000000000001111000110110101000000000000000000000000
010000000001000001100010010011100000000010000000000000
111000000000000101000010101011000000000000000000000000
000010100000000101100000000001100001000010000000000000
000001000000000000000011000101101011000011000000000000
000000000100001011100000000001001010010000000011000000
000000000000001011100010001001111111000000000000000010
000000000000000111100000000001111010110000000000000010
000000100100000000000000000101101111100000000000000000
000000000000000000000110010001001110010000000000000100
001000000000000000010010000101011111000000000000000000
010100000001000000000000001000000000000000000100000000
100100001110000000000000001001000000000010000000000110
.ramb_tile 10 5
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000010000000000000000000000000000000
000011101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000111100011001001001001000010000000000000
000000000000000111100110010001011010000000000000000011
111000000000000001000011110101100000000001000001000001
000000000100000011100011111101100000000000000000000000
010000000000000000000010111101111001000010000000000000
011010100110000000000110000111111111000000000000000000
000010001010000111100111100001011001110011000000000000
000000000000000000100011100011011110000000000000000000
000000000000000111000000000001100000000001000010000000
000000000000000000000000001101000000000000000010000000
001000001110000001000111101000000000000000000100000000
000000001110000000100100001011000000000010000000000000
000000000000000000000011000000000000000000000110000000
001000000000000000000100001111000000000010000000000000
010100000000100101100110101000000000000000000110000100
100100000001010001000000000011000000000010000000000000
.logic_tile 12 5
000000000000000101000110101001101101110011000000000000
000000000000000111100010011011111100000000000000000001
111001000001001001100110010000000000000010000000000100
000000101110101011000011100011000000000000000000000100
110010000000001000000011011001000000000000100001000000
011001000001001011000111010101001100000000110000000000
000000000000001101000000001001011000100000000001000000
000000000000010001100000000101101001000000000000000000
000010000000001111000011110001101011110011000000000000
000001000000001001000111111101001001000000000000000000
000000100000001011100000010000000000000000000101000000
001000001100101111110011001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000011000000
010010100101110000000000001000000000000000000101000000
100010000011110000000000000011000000000010000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000001000000000000001100001001100110000000000
000000000000001001000010110000001010110011000000000000
111001000000001111100110000101100000000001000000000000
000010100000000011100000000101100000000000000000000010
000100000000001000000010000011100000000001000000000000
000000000000001001000110110001000000000000000000000010
000000000000001001000110001011111011000010000000000000
000000000000000001000010101101011100000000000000000000
000000000000000000000000010111000000000000000000000000
000000000000000111000010101001100000000001000000000000
000000000000000001100000000101101100111001110101000001
000000000000000001000000000111011011110101110000000100
000000000000001000000000011101001111101000110100000100
000000000000000001000010100001111110111100110010000000
000000000000000011000000001101001101011000000100000010
000000000000000000000000000101101001110000000000000000
.logic_tile 2 6
000000000000000000000110101011000000000000000000000010
000000000000000000000011011101100000000001000010000000
111000000000011000000000011001100000000000000000000000
000000001010000001000010000011000000000001000010000000
010000000100001011000010001011000000000001000000000000
010000000000000011100011001001100000000000000000000000
000000100000000111100011101011101010011100100010000000
000001000000001011000000001111001100111100000010000000
000000000000100001000110000011101000000100000000000000
000000000000000000100000001111111110000000000000000000
000000100000000001100110000101000000000000000000100000
000000000000000111100100000101101011000000010000000000
000000000000100111000110001101100001000001010000000000
000010000000000000100100000101001011000010010000000000
000000000001010000000000011000000000000000000110000000
000000000000100000000011001111000000000010000010000001
.ramt_tile 3 6
000011000100000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000111100011100101100000000000001000000000
000000000000000001100100000000000000000000000000001000
111000000000001111100110100000000000000000001000000000
000100000000001111000100000000001000000000000000000000
110000000000000000000011010000001001001100110000000010
110000000110000000000111100000001010110011000000000001
000000000000001101000000001001100000000000000001000000
000000000000000111100000000001000000000001000000000101
000000000000011011100000000101011111011001010100000100
000000000000000111100000000011101101011010100000000000
000000000000100000000000000011100001000001010100000000
000000000001000111000011001001001110000001100000100000
000001000000000111100111100001100000000001010100000000
000010000000000000000000001101101110000001100000100000
000010000000000000000000000001000001000001010100000100
000001000000001111000000000011001110000001100000000000
.logic_tile 5 6
000000000000000001000110011011111010100000000000000000
000000000000000000000010001101101111000000000000000000
111000000000000001000111000111000000000001000000100000
000010000000000001000010101011100000000000000000000000
000000000001010001100110001101100000000000100000000000
000000000000101001000011100101101010000000110000000000
010000000000001011100111010111100000000000000000000000
000000000000001111100010000001100000000001000000000000
110000000000000000000111101001100000000000110000000000
100000000000000111000010000001001101000000100001000000
000000000001000111100111100111100001000000000000000000
000000000000000000000000001001001001000000010000000000
000000000000000000000111101101001010101100000000000000
000000000000000000000100001001101100001100000000000000
010000000000000111100111101101001001111100100100100000
100000000000000000000000001001111100111100110100000010
.logic_tile 6 6
000010000000000011100110011101101100001100000000000000
000001000000000001100010000011111001101100000001000000
111000000000000000000000001001101010000011110000000000
000000000000001001000011000101111011100011110000000010
110000000000000000000010010001000000000000000000000000
110000001100000000000110000001000000000001000000000000
000000000000011001100011100101111111000010000000000000
000000000000100001000011000011101110000000000000000000
000000000000000001000010000001000001000000000000000000
000000000000000000100111100111101010000000010000100010
000000000000001000000011101011000001000010000000000010
000000000000000001000000001111101101000000000000000000
000010000000000001000010000011000000000001000000000000
000001000000000000100100001001100000000000000000000001
010000000000001001000000001000000000000000000110000000
010000000000001011000011101111000000000010000000000000
.logic_tile 7 6
000000000000001001000011100101000000000001000000100000
000000000000100111100010100101000000000000000000000000
111010100000000111100110010001101111000010000000000000
000100000000000000100110001101101001000000000000000000
010000000000000001100010011001011000010111110000000000
010000000000001101000011111101101100011011110000000000
001000000000001000000110001001111010110011000000000000
000000000000001011000000000101111111010010000000000000
000010000000000000000000000000000000000000000100000100
000000000000000001000000000001000000000010000000100010
000000100000000000000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000100
000000000000000001000000000000000000000000000101100000
000000000000001011000011101101000000000010000000000010
010000000001000000000000000000000000000000000100000000
100000000000100000000000000001000000000010000000000010
.logic_tile 8 6
000000000001111001000110001101101011110000000000000000
000001000000111011100010011111011000000000000000000010
111000100000001111100011011111011011110011000001000000
000001000000000111100111011001111100010010000000000000
010000000000100001000110101011001110010111110000000000
010000000000000101000011000101101000100111110000000000
000001000000001001000110001111011000110011000000000000
000010000000000101000110011101011000000000000000000000
000100000000100011100011000001001010011100000000000000
000100100001000111000000001101101010111100000000000000
000010000000000111000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000100
000001000000001011100111000000000000000000000100000010
000010100000000111100100000011000000000010000000000000
010000000010100000000111001000000000000000000100000000
100000001010000000000100000001000000000010000001000000
.logic_tile 9 6
000010101010000111100011110011001111110011000000000010
000001100000000001100010100001111110000000000000000000
111001000001010011100111010011101001000100000000000000
000010000000000000100111110001111001001100000000100000
110000000010000111100111101001001101010111110001000000
010001000000000000100100001101101010100111110000000000
000000001110101111100010001111101111000010000000000000
000000001001011111100100001111011101000000000000000001
000000000000100111000011000011111000000110100000000000
000010100001010000000111100101101011001111110001000000
000001000000000000000110011000000000000000000101000000
000010001000000000000010000101000000000010000010000000
000001000000011000000011001000000000000000000110000000
000000000000100111000110011001000000000010000000000000
010000001000000011000000010000000000000000000100000000
100000000000000000100011010111000000000010000010000000
.ramt_tile 10 6
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000001100010011101101111110011000000000000
000000000000001011000111110011111010000000000000100000
000010100010001101000111100111101111000110100000000000
000000000000010111000110101001001110001111110000000000
001000100001011111100111001001000001000000010000000000
000000000000001111100000001111001101000000000000100000
000000000000000101010111101111111000000010000000000000
000000000000000000000110100001011110000000000000000000
000000000000010011100011110011100000000000010000000100
000000000000000000000011100001101011000000000000000000
000000000000101111100110111101001111000110100000000000
000100000001010011100010001001011111001111110010000000
000000000001001001000011101011001100000110100000000000
000000001110001011100010001101011101001111110000000000
000000100000000011000110000001011001010111110000000000
000000000000001111000011010101101100100111110000000000
.logic_tile 12 6
000000000001000111100111011001011100110011000000000000
000000000000100000000110001111001100000000000000000000
000000000001001000000111011011001100000010000000000000
000010000010001011000110001001011000000000000000000000
000000000000011000000011101111111101110011000000000000
000000000000100001000000001011011011000000000000000000
000000001110001111100111001001101000100000000000000000
000000000100000001000100000101111010000000000001000000
000000000000000011100000011001001100110011000000000000
000000000000001011000011000001101101000000000000000000
000000000000001111100111000011111010000010000000000000
000000000010000111100111001001001111000000000000000000
000011100000001111000000010111011111110011000000000000
000011000000001011000011011101111100000000000000000000
000000000000101001100011110111101110000110100000000000
000000000001011111100011000111001001001111110000000000
.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001000001
000000000011000000
001100000000010000
000000000000000000
000000000000000000
000100000000000000
000010000011000010
000000010001000000
000000011000010000
000000000000000001
000000000000000001
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000101000000000000101100000000001000000000100
000000001000000011000000000011000000000000000000000000
111010000000001001100111010001111011100000000000000000
000000000000000001000111000101011001000000000000000000
010000000000001001100010010001100000000001000000000000
110000000000000001000011000101000000000000000000000010
000000000000001000000010110000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000000000000000000101101011100000000000000000
000000000000000001000000000001111001000000000000000000
000000000000000111100111101111000000000001000000000010
000000001010000000100100000011000000000000000000000000
000000000000000011100000001011100000000011000000000000
000000000000000000100000001111101100000011010001000000
000000100000000000000110001000000000000000000101000000
000001000110000000000000000011000000000010000000000000
.logic_tile 2 7
000000101110001011010011110000000000000000000000000000
000000000000001011000010000000000000000000000000000000
111000000000001000000111001000000000000010000000000000
000000000000001111000011001101000000000000000000000100
010010100000001111100000001001100001000000000000000000
010001000010000011000000001011101000000000010000000000
000000000000001000000110110101100000000001000000000010
000000000000000011000011100101100000000000000000000001
000000000000000000000000000101100000000000000000100000
000000000000000000000000000101000000000011000000000101
000000000000100000000000010001011000111100000010000000
000000000000000000000011010001011010011100000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000110
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000010100000110111100000000111100000000000001000000000
000001000001110000100011110000100000000000000000001000
111010000000001111100011100111100001000000001000000000
000000000000001011000000000000101100000000000000000000
010000100000000011000010110111101001001100111000000000
010000000000000000100010000000001110110011000010000000
000000000000000000000000000101001001001100110000000000
000000000000000000000000000000001100110011000001000000
000000000000000000000000000001000000000000100000000000
000000000000000000000000000111001011000000000000100000
000000000000000111000000000000000000000010000000000001
000000000000000000000000001101000000000000000000000000
000000001010000111000000001001100000000001000000000000
000000000000000000100000000001000000000000000001000000
000000000000001111000110111000000000000000000100000010
000000000000000101000010101001000000000010000010000010
.logic_tile 5 7
000000000000000001100110101001000000000000000000000000
000000000000000000000010000101000000000001000000000001
111000000000000000000011011101111101000100000000000000
000000000000100011000110001101111010000000000000000000
010000000000000111100110001000000000000010000001000000
010000000000000000100000001011000000000000000000000000
000000000000001001100110010001111100001100110000000001
000000000010000001000010000000100000110011000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001000000000010000000000000000000100100000
000000000000001011000011001001000000000010001000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010001001000000
010000000000100000000000001000000000000010000100000000
010000000001000000010000001001000000000000000001000000
.logic_tile 6 7
000000000000000000000111101001111111010100000000000000
000000000000001001000110011001101110100100000010000000
111000000000001001010110000000000000000000000000000000
000000000000000011100111100000000000000000000000000000
001000000000000000000000001001100001000001010000000000
000000000000000000000011010001001110000001100000000100
000001000000001000000111000011001001110010100000000100
000000100000000011000000001101011010110011110000000000
000001000010000001000000011011011110000011010000000010
000000100000000111100011101101001000000011000000000000
000010100010000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000001000000000001001011111101000000000000100
000000000011011001000000001101101110011000000000000000
000000000000000101000000000011000000000001000100100010
000000000000000101000000000111100000000011000000000001
.logic_tile 7 7
001000001100001001100111111111001111000010000000000000
000000000000000111000010000101011101000000000000000000
111000000001000101000011111101000000000000000000000000
000010000000101101100011100011101001000000010000000000
110000000000000111100111100101100001000000100000000000
110000000000000000000110100111101001000000110000000000
000000000000000101000011111111101000000000000001000000
000001000000001101000011110101011011100000000000000000
000000000000001011100000001011011010000011010000000001
000000000000001111100000001111001010000011000000000000
000000000000000011100110001011011001101000000000000000
000000000000000000100011101011001000011000000000000100
000000000000000011100011111111100000000001100100000000
000000000000100001100011111101101000000001010000000000
010000000000000101100110011111100000000001100100000000
100000000100000000000010001001101000000001010000000000
.logic_tile 8 7
000000000000101001100111110001111111000110100000000000
000000000001011011000010001001101010001111110000000001
000000000000000000000010100111101011000110100000000000
000000000000001001000010011101101011001111110000000000
000010000000000111000110111011100000000001000000000000
000001000000001011100110000001100000000000000001000000
000010000000000111000000000111111000000110100000000000
000001000010010000010010010111011001001111110000000000
000001000000001001000111010011101010000110100000000000
000010000000000011100011110011001000001111110000000000
000000000010001001100011010011101100000110100000000000
000000000000000001100011001011111111001111110000000000
000010100100001000000110001001000000000000010000000000
000001000000000011000011010011001011000000000000000010
000100000000000011100111100111000000000001000000100000
000100000101011111100100000011100000000000000000000000
.logic_tile 9 7
000010000000000000000010000111011001000100000000000001
000000000000000111000010010001111010001100000000000000
111000100000000001100111011011000000000001000000100000
000000001000001001000010111111000000000000000000000000
010000000000000001000011110101101001110011000000000000
010000000000000111100010110101111100000000000000000000
000000000000000101100010000011101111000110100000000000
000000000000000011100110000101101111001111110001000000
000000000000001111000000011011111000100000000000000010
000000000000001011100010001001001101000000000000100000
000001000000000111000000001111011010110011000000000000
000000000000001111110011110101111011000000000000000000
000000000000000011000111010000000000000000000100000100
000000000000000000100111011101000000000010000001000000
010000000100000000000000010000000000000000000100000100
010000000000000000000011000011000000000010000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000010000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 11 7
000000000000001000000110001111111111000110100001000000
000000000000001011000010010011011111001111110000000000
111000000000000000010110010101011110110011000001000000
000000000000000111000010001111101100000000000000000000
010000000000000000000110000001101001000010000000000000
010000000000000000000010110001111001000000000000000010
000000001100100101000000001000000000000000000100000000
000000000110001101100000000101000000000010000010000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000100000000010001000000000000000000100000010
000000100000010101000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000001000000000010000101000000000010000010000000
010001000000001001100111010000000000000000000101000000
100000000000010001000011001101000000000010000000000000
.logic_tile 12 7
000000000000010101000010101011000001000000000010000000
000000000000100000100110111001001101000000010000000000
111100001110000000000000011111000000000001000001000000
000000001110001111000011110111000000000000000000000000
110000001110000000000000001000000000000000000100000000
000000000110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000001111000000000010000000100000
000010000000001011100000000000000000000000000100000000
000001000000000111000000000011000000000010000000100000
000010000000001000000000000000000000000000000100000000
000000000000001101000011110001000000000010000000000000
000000000001000111100000000000000000000000000100100000
000000000000100000000011011001000000000010000000000000
010010100000101000000000000000000000000000000100000000
010000001001010011000000001001000000000010000000100000
.io_tile 13 7
000000000000000010
000100000000000000
000000000000010000
000011110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000110000101100000000000001000000000
000000000000000000000011010000000000000000000000001000
111000000000011001100110010000000000000000001000000000
000000000000000001000010000000001011000000000000000000
010000000000000000000000000000001000001100111100000010
010000000000000000000010110000001101110011000010000000
000010000000000000000000000000001000001100111100000000
000000000000001101000000000000001001110011000010000000
000000000010000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000001
.logic_tile 2 8
000000001000000001100110110001001111000100000000000000
000010000000000000000011100101101000000000000000000000
111000001010001101100110111001100001000010000000000000
000000000000000101000010100001101001000000000000000000
110001000000000111100000000000000000000000000000000000
110000100000010000100000000000000000000000000000000000
000000100001010000000000001011001100010000000000000000
000000001110100000000000000111101000000000000000000010
000000000000001000000000000000000000000010000010000001
000001000000000001000010111001000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000111001000000000000000000100000001
000000000000001101000100001001000000000010000000000000
110000000011010000000000001000000000000000000100000001
010000000000001101000000000001000000000010000000000000
.ramt_tile 3 8
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 4 8
000000000000001011000110001001000001000001010000000000
000000000000000001100010010011101110000010010000000000
111000000000001001100010011011000000000001000000000000
000000000000001111000110001101100000000000000000000010
010000000000101111000010011001111010010000000000000000
110000000001000011000011001001001000000000000000000010
000000100001000011100111011101011010111001110000000000
000000000000000001000011011011011010110101110000000000
000000000000100111000000000001101011111001110000000000
000000000001010000100010001111111010110101110000000000
000100000000001001000110101001101110010100000000000000
000000000000000001100100000011001100011000000000000000
000000001100000101100011100111001111010100000000000000
000000000000001111000010011001011110011000000000000000
000000001100000111000000000000000000000000000100100110
000000000000000000100000000001000000000010000000000000
.logic_tile 5 8
000010100000001001100000001001000000000001000000000001
000001000000001111000000001011000000000000000000000000
111000100000010111100111101001000000000000000000000000
000000000000000000100100000001000000000001000000000000
011000000000001000000010001001000000000001000000000100
110000000000001111010000001101000000000000000000000000
000000000000000111100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001011100000000001000000100000
000000000000000000000000001011000000000000000000000000
000010100000000001100000011001000000000001000000000100
000001000000000000000010010001000000000000000000100000
000000000000100000000000001101000001000000100000000000
000000000001000000000000000101001101000000000001000000
000000000000000000000000001000000000000000000100000100
000100000000000000010000001001000000000010000001000000
.logic_tile 6 8
000010100000001000000000001101011001101100000000000000
000001000100001111000000001011101000001100000000100000
111000000000000101000111011001111010001100000000000000
000000000000001111100010010011101100001000000000000000
010010100000000000000011011111111000101100000000000000
110001000000000000000111001101001000001100000000000000
000000000000001101000111001111011110110001010000000000
000001000010000111100000000101001011110000000000000000
000000000000000101100000011001111000101100000000000100
000000000000000000000010100111101101001100000000000000
001000000000000101100110101001111011101100000000000000
000001000000000000000010000111101101001100000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100000101100000000000000000000000000100000000
000000000000000001000000001111000000000010000000000100
.logic_tile 7 8
000000000000000101000110010000000000000000000000000000
000000001100001011100011010000000000000000000000000000
000000000001001001100011100011001111000100000000000000
000010001110101111000010010001111000001100000000000000
000000000000000101000111110101000000000010000000000000
000000000000001011100111000101100000000011000000000000
000010000001000000000111010001101011010111110000000000
000000000000001001000010111111111010011011110000000000
000000000000001111100000011011001011000100000010000000
000000000000000101000011100001001011000000000000000000
000000100000000000000111000001000001000000100000000000
000001000000000000000100000011001001000001000000000000
000000100001010000000110110011100000000000000000000011
000000000000000000000011101001100000000001000000000000
000000000111010000000000000011000001000000010000000000
000000001000000000000000001001001011000000000000000000
.logic_tile 8 8
000000000000000111000010011011011101000110100000000000
000000001000000011000011001001101110001111110000000000
111000100000001111100010010101101111000110100000000000
010000000000000111100111011101101000001111110000000000
110010000000010001100010001111001001000110100000000000
010001000000001001000010111011011110001111110000000000
000000000001010001000110010101001010010000000000000000
000000001010101001100010000011101111110000000000000000
000011101100000101000010011001111110000110100000000000
000010100000000000000011010011111000001111110000000000
000010000000000001000000011001001110000110100000000100
000100000000001001100010001101111010001111110000000000
000000000000000011100111011101100001000000010000000000
000000000010000011000110000001001010000000000000000000
010000000000000111000000000000000000000000000101100000
100000000000000000100011010001000000000010000000000000
.logic_tile 9 8
000000000000100001000111111011011000000010000000000000
000000000000010111000011110001101110000000000000000000
111000000010000111000111111001001001110011000000000000
000000000000001001000110110111011101000000000000000000
110000000100001001100000000101111011100000000001100000
010000000000101111000000000101011001000000000000000000
000000000000001001100111110101100000000001000000000001
000000000000010001000110000111000000000000000000000000
000000000000000111100111110001011101110011000000000000
000101000000000000000011001111001011000000000000000000
000010100000000001000110001111111100000010000000000000
000001000000001001000011001001111100000000000000000000
000100000010101101100010001001001111110011000000000000
000000000000010001100010000011111111000000000000000000
010001000100000000000010100000000000000000000100000010
100011100000001111000100000101000000000010000000000000
.ramt_tile 10 8
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 11 8
000000000010001011000111010001101100110011000000000000
000000000110000011100011010011111000000000000000000100
111000101001000101100110001001111001110011000001000000
000101000000101101100010111111101010000000000000000000
110000000000001000000000010111000000000000000000000000
110100001100001011000010001001000000000001000001100000
000000000000001011000000001101111100000110100001000000
000100000000001011000000000001001010001111110000000000
000000000000011000000011000111000000000000000010000000
000000000000100011000000001001100000000001000001000000
000000000010101000000000000111100000000000000000000000
000000000001010101000000001001100000000001000000000100
000001000000001000000111110001000000000000000000000011
000010100000000011010111111001000000000001000000000010
010001000000100000000010000000000000000000000100000000
100000100001010000000010001101000000000010000001000000
.logic_tile 12 8
000100000000000000000000001011000000000000000000100000
000100001110000000000011100001100000000001000000100000
111000000000001000000000000011101101000100000000000010
000000000000001111000011110011001101100000000000000000
010000000000000000000011101011101110110000000000000010
110000000000000000000000000011101110000000000000000000
000000000000000000000000010011101111000100000000000010
000000000100000000000011010111001101100000000000000000
000001001000001101100011101011111011010000000000100000
000000001100000111100000001111011001001000000001100000
000000000000001111000111000000000000000000000110000000
000000000000000011100000001011000000000010000000100000
000000000000001101100000000000000000000000000100000010
000000000000000111100000001001000000000010000000000000
010100001100000000000111101000000000000000000100000010
010000000000000111000100000111000000000010000000000000
.io_tile 13 8
000001111000000010
000000001000000001
000000000000000000
000000000001100001
000000000010000101
000000000011000000
001101111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000001000000011100000001000001100110100000001
000000000000000001000000000000001000110011000001010000
111000100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
010000000000000000000011111101000000000000000100000001
110000000000000000010110000001100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001000001001100110100100000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000001000000001000000000000101100000000000001000000000
000010100000000011000000000000000000000000000000001000
111000000000000011100110000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
110000000000001000000000010000000001000000001000000000
110000000000000011000011010000001010000000000000000000
000000000001000111100000000000000000000000001000000000
000000000000100101100000000000001011000000000000000000
000000000000001111000000000000001000111100000010000000
000000000000000111000000000000000000111100000000000000
000000000000000101100000001011000001000010100000000100
000000000000000000000000000011001001000010010000000000
000000000000000000000111100011000000000000000010000001
000000000000000000000100000001000000000011000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000000
.ramb_tile 3 9
000010100000000000000000010000000000000001
000001000000000000000011000000000000000000
000010000111010000000000000000000000000010
000001000000100000000000000000000000000000
010000001110000000000000000000000000000000
010000001110000000000000000000000000000000
000000100111010000000000000000000000000010
000001000100100000000000000000000000000000
000000000000000000000000000000000000000010
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000010
.logic_tile 4 9
000000000000000000000000000000011000001100110000000000
000000000000000000000000000000011100110011000000100000
111000000000000001000111010000000000000000000000000000
000000000000100000000110100000000000000000000000000000
010000000000000000000111101111100001000010100000100000
110000000000000000000100001001001010000010010000000100
000010100001000001100000001000000000000010000000000010
000001001000000000000000000001000000000000000001000000
110000000000000000000000001000000000000000000100000000
100000000000000111000000000111000000000010000000000000
000010100000100101000000001000000000000000000100000000
000001000001000000000000000011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000010101000000001000000000000000000100000000
100000000000100111010000000011000000000010000000100000
.logic_tile 5 9
000000000000000001000110000001100000000001000100000000
000000000000000001000111001001100000000011000001000000
111000000000000001100111101101000000000001010100000000
000000000000001001100010010001001101000010010001000000
110000000000001001100111111101000000000001010110000000
100000000000001111100110010101101111000001100000000000
000000000000000001000010001001000001000000010101000000
000000000000000000100100000111001100000000110000000000
000000000000001000000011101101011001111110000110000000
000001000000001111000000001101011001111100000000000000
000000000001010101100011101101000001000000010110000000
000000000000010001000100001011101100000000110000000000
000001000000000000000011101001001100101000110100000000
000000000001000000000000000111111100000000110000000001
010000000000000101100000000011111110101000000100000000
010000000000010001000000000001001101100100000000000100
.logic_tile 6 9
000010000000000011100010011111000000000010000000000100
000011000000000000100011101011000000000011000000000010
111000000000001000000010100000000000000000000000000000
000000000000001111000110010000000000000000000000000000
010001000000001000000110001001101100000000000000000000
010010100000000011000000001111101011100000000000000100
000100000000100111100010100001111010000100000000000000
000000000000000000010000000101011001000000000000000000
000000000000001111000011101001011100000100000010000000
000000000000000101000000001001011100000000000000100000
000000000000001000000010000011100000000010000000000000
000000000000000101000110011111000000000000000000000000
000000001110001000000000001000000000000010000000000000
000000000000000101000011110101000000000000000000000101
000000000000000000000110000000000000000000000100000001
000000000000000000000000001011000000000010000001000000
.logic_tile 7 9
000000100000000000000011010101100001000011000000000000
000001000000001001000010000001101011000001000000000000
111010000010000101000010011111100000000000000000000000
000000000000000101000111101011001011000000010000000000
110010000000001000000011110001111000110010100000000000
110001000000000001000111010111101101110011110000000000
000000000000001000000110011001011001001010000001000000
000000001010000001000010000011101010001001000000000000
000000000000000011000000011111000000000000100000000000
000000000000000000100011010011001011000000000001000000
000001000010001001100011100011000001000000100000000000
000000100000001011000000001001101110000000110000000000
000110100000000101100011100000000000000000000100000000
000101000010000111000000000001000000000010000000000000
000000100000001001000000000001100000000010000110000010
000000000000000101100000000011101010000011000001000000
.logic_tile 8 9
000000000000001101100000010111000000000000000001100000
000000000000001111000010000101100000000001000000000000
111000100000000101100110001001100000000001000000000000
000000001111010000100011000001100000000000000000000000
110000000000000111010110101111000001000000100000000000
010001000000000000000100000111001111000000000000000000
000000000000000000000000000011001001000110100001000000
000000000000000101000000000001011001001111110000000000
000000101010000111000000010001111010010000000000000000
000000000000000111000011011111101011110000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000110111111100000000000000000000000
000000000000000001000010100111001000000000010000100010
010000000000000011100010000000000000000000000100000000
100000000000001001100000000011000000000010000000000000
.logic_tile 9 9
000000000000000001000011111011111001010000000000000000
000000000000000000100011001001111100000000000001000000
111011100000001011000010000101100000000000000001000000
000011100001000001100111110101101111000000010000000000
110000000000010000000000001111000001000000110000100001
010000000000100111000000001001101000000000000000000001
000000000000101000000011101011011100000100100000100011
000000000010010001000000000101001101000000000000000000
001000000001110111100011110011001000001100110000100000
000000000001110111000110110000110000110011000000000000
000000000000000000000011001001011110000000000000000101
000000000000001001000000000001111000110000000000000000
000000000000000000000011100000000000000000000100000010
000000000000000000000010011111000000000010000010000000
010000000000000000000010000000000000000000000100000010
100001000000000000000100000011000000000010000001000000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000101000111011001100000000000100001000000
000000000000000000100010001101101001000000110000000000
111000000000000000000010110011111001000110100001000000
000000000000000000000011110001111011001111110000000000
110000000000000011000110010101000000000010000000000000
010000000000000000000011111101101110000011000000000000
000011000000100101000011001111111100000100000000100001
000000000001001011000011000101101001100000000001000000
000001000000010000000011000000000000000000000100000100
000010000000100000000010010101000000000010000000000000
000000000000000011100000000000000000000000000110000000
000100000000000001100010001011000000000010000000000000
000000000000000101100000001000000000000000000100000101
000000000000000000000000000101000000000010000000000000
010001000000000000000011001000000000000000000100000001
100000000000000000000100000011000000000010000000000001
.logic_tile 12 9
000000000000001000000111100011111111010000000000000110
000000000000001011000100000001111110001000000000000000
000000000000000000000000000001100000000001000000000000
000000000000000000000010101101100000000000000000000000
000010100000000000000111111001011010010000000000100010
000001000000000000000110001101101111001000000000000000
000000000000001000000011001001011111010010000000000100
000000000000001011000100001111001101000000000000000000
000000000000000011100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000010000000000000
000010101000000000000100000011000000000000000000000000
000000000000000000000011100011011011000011000000100000
000000000000000000000000001101101011110000000000000000
000000000000000111100000001001011111000100100000000010
000000000000000000100011011111001101000000000000000000
.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000100010
000000000000010000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000001100000000001111110010000000001000000
000000000000000000000011101001011010000000000000000000
111000000000000011110000000001111011000010000000000000
000000000000000111100000001011011100000000000000000000
010000000000000001100010000011011000000000000000000000
110000000000000000000111101001001010100000000010000000
001000000000000011100011101000000000000010000000000000
000000000000000000100010111101000000000000000000000100
000000000000000101100111001000000000000010000000000000
000001000000000000000000001011000000000000000000000100
000010000000000011100000001001000000000000000000000000
000000000000000000100010010001101000000000010010000000
000000000000100000000000001000000000000000000101000000
000000000001010000010000000101000000000010000000000000
010000000000000000000000010000000000000000000101000000
100000000000000000000010111101000000000010000000000000
.logic_tile 2 10
000000100000000011100011110001000000000010000001000000
000000000000001111000011000001100000000000000000000000
111010000001011001000000010001100000000000000001000000
000000000000000111100011111011100000000001000000000000
110000000000000011000000010001101010101001010100000000
110000000000001001100011000011001010100101010000000000
000000000001000000000000010001101111101001010100000000
000000000000100000000011001011001111100101010000000000
000000000000000000000111000101011010001100110100000000
000000000000000111000100000101011001101100100000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000000000
000000000000000011100111001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010010100000000000000000001111000000000011000100000000
100001000000000000000011111111001011000010010000000000
.ramt_tile 3 10
000000000100000000000000000000000000000000
000000010000000000000011001101000000000000
111000000000001000000110101000000000000000
000000010000000101000000001101000000000000
000000000000000000000110110000000000000000
000000000000000011000010101001000000000000
000000000000000101100000010000000000000000
000000000000000000010010100101000000000000
000000001001110000000000001000000000000000
000010100000000000000000000101000000000000
000000000010000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
110000001110000111100000000000000000000000
110000000000000000110000001101000000000000
.logic_tile 4 10
000000000001010001100111111000000000000010000000000000
000000000000100001000111011101000000000000000000000100
111000100000000001100000010111011011101000000000000000
000001001000000101000011000011001110011000000000000000
110001000000000101000111000000000000001100110000000000
110010100000000101100010110000001000110011000001000000
000000000000001011100110000011100000000010100000000000
000000000000000111000000001111001001000010010000000010
000000000001000001000000001101100000000010100000000000
000000000000100111100000001001001011000010010000000110
000000100000110000000000000101011110001001000000000000
000000000000001101000011101101001010000101000000000000
000000000000000001000011110111100001000010100000000000
000000000000000000100010011001101000000010010000000110
000000000000000001000000001011011100000111110100000000
000000000000000011100010110001011000000011110000000000
.logic_tile 5 10
000000000000001000000111100001100001000000100000000000
000000001000000001000111010111001101000000000000000000
111000000000000111000011010111011010000010110000000100
000000000000000000000011010111001001000000110000000000
110100001000001001100000001101100000000000000000000000
110100100000000001000000001011101100000000010000000001
000000000000001111000011000001101001110011110000000000
000010100000000001000011011011111101110010100000000000
001000001010001111100010001011001001000010110000000000
000000000000000111000100001111011010000000110000000000
000000000000010000000010010101011011010000000000000000
000010001110000000000010000101011010001000000001000000
000000001000001111100111100001100000000001000100000000
000000000000000111000000000001100000000000000000000000
010000000000000000000110001101100000000010000100100000
100000000000100000000000000101100000000011001000000000
.logic_tile 6 10
000000001110001101010110111101000000000000010000000000
000000000000001101110010000111101000000000000000000000
111000000001011111100111110101101001000100000000000000
000001100000100001010111100101011011001100000000000100
010000000000001000000110111001011001110011110000000000
110000000000000001000111111001001000010011110000000000
000000000000000001100010010001100001000000100010000000
000000000000000111000110001011101001000000000000000000
000000000000000111100111000011011011000011100000000000
000000000000000000000010001111001111000011110000000000
000010000000000000000111001101101110111100110000000000
000000000000000000000100001011111001010100110000000000
000000000000000111100111000001111000000100000000100000
000000000000000000000000000111101101000000000000000000
000000100000000011000111011000000000000000000100000010
000001000000000000000111001111000000000010000000000000
.logic_tile 7 10
000000000000001000000110011111011101001100000000000000
000000000000000001000011011011011110000100000000000000
000000100000001001100011000001001100010000000000000000
000000000000000001000100001101001111000000000000000000
000000000000000101000010011001000001000000010000000000
000000000000000000100111011101101111000000000010100000
000000000000000011000110011011101111110000000000000000
000000000000000000100010001001011111100000000000000000
000000000000001001000010100011000000000001000000000000
000000000000001111100010100101000000000000000000000000
000010100000000000000111010101101010000000000000000000
000000001100001111000011101011011111100000000000000000
000000000000000000000111011111101111110011110000000000
000000000000000001000011100001011010010010100000000000
000011100000100001000110111011001001010111000000000000
000011100001001111000010101101111000010110000000000000
.logic_tile 8 10
000001000000000101000110110101000000000011000000000000
000010000000000000100110001101001001000001000001000000
000000000000001101100011001101101011000011000010000000
000000000000000001100111000101011011000011010000000000
000000000000101111000110110001001000000011000000000000
000000000000001001000110000111011010000011010010000000
000000000000001001100000010011100001000010000001000000
000000000001010001000011010011101001000000000000000000
000001000000000111000000001001100000000000000000000000
000010000000000000100000001111000000000001000000000000
000101000000000101000011110111000000000000000000000000
000000100000000000000111110011100000000001000000000000
000000000010000111000010001011100000000001000001000000
000000000000000000100100001001000000000000000000000000
000000000000000000000111001001100000000000110000000100
000000000000000000000000001011001011000000100010000000
.logic_tile 9 10
000000000000001000000000001101011110000110100000000000
000000000000001111000011000001001101001111110000000000
111001001000001000000111101101100001000011000001000000
000000100000001101000100000101001100000011010000000000
010000100001000111100000010011000000000001000010000000
010000000000000101100010101111100000000000000000000000
000000000000011101100000000101100001000011000010000000
000000000000100001000000001101001100000011010000000000
000000100000000000000011110011100000000011000001000000
000000000000000000000010000001100000000000000000000100
000010000000000001000110001011000000000011000010100000
000000000000000000000000000111100000000010000001000100
000000000000001000000010000111000000000000000000000000
000000000110000001000000000101000000000001000000000100
010000000000001000000000001000000000000000000101000000
100000000000000111000000001001000000000010000000000000
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000001000000000011001100001000000100001000000
000000000000001111000011011001001000000000000000000000
111000000000001111100000001011000001000010000000000000
010000000000101101100011010111001010000000000001000000
010000000000000111100000000111000000000000000010000001
010000000000000000100000000101000000000001000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000111110111101110001100110010000100
000000000000001101000110100000111101110011000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010011100000000000000000100000
000000001110001111000010100001000000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000001011000011011011000000000010000000000000
.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000010100000000000000010000000000110
000001000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000100000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 11
000000001110001111000000010001100000000000001000000000
000000000000000011100011000000100000000000000000001000
111000000000000000000111000111100000000000001000000000
000000000000001111000100000000001101000000000000000000
010000001110000011100000000001001000001100111110000001
010000000000000000100000000000001111110011000000000000
000000000000000000000000010001001000001100111100000000
000000000000000000000011010000001101110011000000100000
000000000000000000000011100101101000001100111100000000
000000000000000000000000000000101111110011000000000000
000000000000000000000000000101001000001100111100000001
000000000000000000000000000000001101110011000000000000
000000000000001000000011100111001000001100111100000000
000000000000000011000000000000001111110011000000000000
010000000000000101100000000001101000001100110101000010
100000000000000000100000000000001101110011000000000000
.logic_tile 2 11
000000000000100000010000001111100001000010100000000001
000000000000000000000011011101101111000010010000000000
111000001000001000000000001101101011000010000000000001
000000001010000101000000000101001011000000000000000000
010100000000100011000010001000000000000010000000000000
110000000000000101000100000001000000000000000000000000
000000000000001101100010011000000000000000000101000000
000000000100000101000010100011000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000010000110000011100000001000000000000000000100000000
000000001110000000100000000011000000000010000010000000
000000000000000000000000000101000000000010000100000000
000000000000000000000000001001000000000011001000100011
010000000000000011100110001000000000000000000100000000
100000000000000000100010100011000000000010000000000000
.ramb_tile 3 11
000000000000000111100010010001000000100000
000000000000000001000011101101100000000000
111000000000000000000011100000000000000000
000000000000000000000100000001000000000000
010000000000000000000010001111000000001000
010000000000000000000011110101100000000000
000000000000000111100000001000000000000000
000000000000000000000000001001000000000000
000000000000000111100111100011000000000000
000000000000001111000000000001100000000000
000010100000000000000000000000000000000000
000001000000000000000000001101000000000000
000000000000101000000000010111000000000000
001000000001010011000011000011000000000000
110000000000000001000000000000000000000000
110000000000000000100000000011000000000000
.logic_tile 4 11
000001000100001011100010100111000001000010100000000100
000000100000000011100011100101001010000010010000000000
111000000001001000000000011011000001000001010000000000
000000000000001011000011110101101011000001100000000000
010000000000001011100110001111100001000001010000000000
010001000000000001000000001101101001000001100000000000
000000100000001111100110010111100000000010100000100000
000001000000000001100011110001001111000010010000000000
000000000000000111000010010011100000000001100100000000
000000000000000000100011111101001110000001011000000000
001000000000000011100000010011100000000001100100000000
000000000000001001100010111001101100000001011001000000
000000000000100111000000011011000000000001100100000000
000000000001001101100011100001101110000001011000000000
110000000000000111100000010001000000000001100100000000
010000000000000000100010000101001100000001011000000000
.logic_tile 5 11
000000000000000000000011110101100000000010000000000000
000000000000000011000111000011000000000000000010100000
111001000000001011100010110101111000110011110000000000
000010000000000001100110110011011010010010100000000000
010000100000000111000011111001101001111100000000000000
010000000000001101000110001101111100011100000000000000
000000000000001111000110011011111011101100000000000000
000000000000000011100010111011001001111100000001000000
000000000000000011000010100011011110000011010000000000
000000000000101111000100001101111000000011110000000000
000000000000001000000110001101011000000100000000100000
000100000000001111000011101101001011001100000000000000
000000000000000000000000000001101110001100110100000100
000000000000000000000011100000010000110011000001000000
010001000000000000000000011011100000000011000100000000
100010000000010000000011100001100000000000000000000010
.logic_tile 6 11
000000000000010001100010101101000001000000110000000000
000000000000100000100010011101101111000000100000000000
000001001100001111100110010101011000101011000000000000
000010100000000001000011010001011010000011000000000000
000001000000001101100010110011001001000110100000000000
000010100000001111000010001011011010001111110000000000
000010000110000001100110010011011111111000000001000000
000001000000000000010010001011111001110000000000000000
000000000000000111000111110011101100000010000000000000
000000000000000000100011011001001111000000000000000000
000000000000000011000000000011111001010000000000000000
000000000000000111000000000111001000000000000000000100
000010100100000000000111100001100001000000010000000000
000000000000001111000000001101001000000000000000000000
000000000000000000000111000011100001000000000000000000
000000000010000000000000000111001011000000110000000000
.logic_tile 7 11
000000000000000011000010110111111111010000000000000000
000000000000000000100110000111101001000000000001000000
111000000000100011100110000101100001000000000001000000
000010000001010000100011010011101111000000010001100000
110001000000001000000010111001100000000001000000000000
110010100000000101000110001001100000000000000000000000
000010100000000000000110001111000000000000100000000000
000001000000000000000011010111001011000000000000000100
000010000000000011000000000001100001000000000000000010
000000000000000000100000000111001101000000010000000000
000000001110000000000000010011111011010000000000000000
000000000000000000000010000011111011000000000000000001
000000000000000011000010000111101011111100010100000001
000000000000000000100000001101101001111100000000000000
000001001100000000000000010001000000000001110100000010
000000100000000001000010001001101000000000110000000000
.logic_tile 8 11
000000000000000111000000001000000000000010000000000000
000000000000000000110000001011000000000000000000000000
111000100000010000000110100001100000000000000000100000
000000001100000000000010010001100000000001000000000000
111000000111010000000000001011100000000000000010000000
010000000000100000000000000101000000000001000000000001
000001000000000001100110111011111111000100000000000010
000000100000001111110010101001101101000000000001000000
000000000000010000000000011011111011010000000000000000
000100000000000000000010011101111101000000000001000000
000000001100000101100010101000000000000010000000000000
000000001110000000000110111101000000000000000000000000
000000000000010000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000011100000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
.logic_tile 9 11
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000000000000000000000001000
111000000000000101000000000000000001000000001000000000
000000000000000000100000000000001011000000000000000000
110000000000001000000000010011000001000000001000000000
110000000000000101000011100000101010000000000000000000
000000000000000101100000010000000000000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000000011100011100000001000111100000000100000
000000000000000000100000000000000000111100000000000000
000001000000000000000000001001000001000000010000000000
000010100000000000000000000001001010000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000101000000
000000100000000000000000000011000000000010000000000000
.ramb_tile 10 11
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
.logic_tile 11 11
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000011000000000000000000000010000000000000
000000000000000000000000000001000000000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000010101000000000000000000101000000
000000000000000000000000000001000000000010001000000000
000000000000000000010000001000000000000000000110000000
000000000000000000000000001101000000000010001000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000010000000000000001001000000000000000100000000
000000000000001011000000000111100000000001000000000000
010000000000000000000000001101100000000000000100000000
000000000000000000000000000001000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100010110000000000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000001100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001101100000000000000100000000
100000000000001111000000000111000000000001000000000000
.io_tile 13 11
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000001011000100010
000000001000010000
001100000000100000
000000000000000000
000000110000000000
000100001000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 12
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000001111000000000011100000000000001000000000
000000000000000011100000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000000000000010010000001100000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000100000000000000000000001000000001000000000
001000000001000000000000000000001110000000000000000000
000000000000000111000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000010
.logic_tile 2 12
000000000000000000000000000011100000000000001000000000
000000000000000111000011000000000000000000000000001000
111000000000000011100011110000000000000000001000000000
000000000000000111000111110000001111000000000000000000
010000000000000000000000000000001000001100110000000000
011000000000000101000000000000001000110011000000000010
000000000000000000000111001000000000000010000000000100
000000000000000000000000000001000000000000000000000000
000000000000100000000011101000000000000010000000000000
000000000001000000000011101001000000000000000000000000
000000000000000011100000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000001000010010011111000000000001100110000000
001000000000001011000111001101001101000001011000000000
010000000000000000000000000111000000000001100101000000
010000000000000000000000000101101101000001011000000000
.ramt_tile 3 12
000000000000001111000011101011100000000000
000000010000001011000000001111100000000000
111000000000000000000011100000000000000000
000000010000000000000000001101000000000000
000000000000000000000000000001000000000010
000000000000000000000010000001000000000000
000000000000001001000000000000000000000000
000000000000000111100000001111000000000000
000001000001010000000000000001000000000000
000000100000000111000000000011100000000001
000000000000000000000010001000000000000000
000000000000000000000011100111000000000000
000000001100000000000000001101100000000000
000000000000000000000011101011000000000000
010000000000000000000010101000000000000000
110000000000000111000000001001000000000000
.logic_tile 4 12
000000000001011000000111111011100000000001010000000001
000000000000000011000111110011001010000001100000000000
111000000000001000000110011101111101010000000000000000
000000000000001011000110011011111011000000000000000010
010000000000000111000111001000000000000010000000000000
011000000000000000000011001111000000000000000001000000
000000000000001001100110010101100000000000000000000000
001000000000000011000110011011001001000000010000000000
000000000000000000000010000101000000000001010000000000
000000000010001111000011101101101010000001100000000010
000000000000101111100111011001100001000000100000000000
000000001110001111000111111011101001000000000000000000
000000000000000000000000000111100000000001100100000000
001000001110000000000011100001101101000001011001000000
010000000000000000000111011011000000000001100101000000
010000000000000000000110110101001111000001011000000000
.logic_tile 5 12
000000000000000001100111011101000000000000100000000000
000010100000001011000011000001101010000000000000000000
000000000000001001000110011011011011000100000000000000
000000000000000001100010000001101011000000000000000000
000000000000000001100000011001011011010111000000100000
001000000000001111000011001011101001111111000000000000
000100000010001011100010100001001100010000000000000100
000100000000001111000010010011101000000000000000100000
000000000000001011000000010011000000000000100000000000
000000000000001011110011100011001000000000110000000000
000000000000000000000000000101001000000000000000000000
000000000000000000000011110111011100100000000000000010
000100000000011011100000000001100001000000000000000000
001000000000101011110000000111101011000000010000000000
000000000000000111100000000111100001000000000000000000
001000000000000000100011110101001111000000010000000000
.logic_tile 6 12
000010000000001001000010001011111011010010100000000000
000001000000000111000110011101011111110011110000000000
111000000010000000000011111111100000000001000000000000
000010000000000000000011100111000000000000000000000000
110000000000001111000110110001000000000000000001000001
010000000000000011000111010101101011000000010000000001
000000000000001101100011101111000000000000010000000000
000000000000000001100010101001101010000000000000000000
000000000000000000000010010011000000000001000000000100
000000000000010000000011001001100000000000000000000000
000000000011011001000000000101111001110000000010100000
000000000000100111000000001111011010100000000001000000
000000000000000001100010110101101010000000000010000000
001010000000000000000110000111011000100000000000000000
110000000000000101100111100000000000000000000100000000
010000000000001101100100000001000000000010001000000001
.logic_tile 7 12
000000000000001000000110010111111011010000000000100000
000000000000000101000010100011101110000000000000000000
111000000010001101100000011101011000000011110001000000
000000000000001111100010001111001111100011110000000000
110000000000001001000110100101101111001100000000000000
010000000000010001000011000011101111001000000000000000
000000000000001101100011110101100000000010000000000000
000010000000001111100010000011000000000000000000000000
000000000000000101000111100101001011010000000000100000
000000000000000111100110001001011011000000000000000000
000010100001000000000000000001100000000001000000000000
000001000000000000000000001011100000000000000000000000
000000000010100000000000011001011000101101010100100000
001000000001010001000010000111101000001100000001000001
000010100000000001110110010111101010111100010100000010
000001000110000000000011001001111101111100000000000000
.logic_tile 8 12
000001000000001011000110000011100000000000001000000000
000000100000001111000010100000000000000000000000001000
111000000000001001100000010101100000000000001000000000
000000000000001011000010000000000000000000000000000000
010010100000000011000111000101001000001100110000000100
111000000001001011000110010000101110110011000000000010
000010000000000111000010101011001001000011000000000000
000000000000110000100111100001111101000001000001000000
000000000000010101100000011001000000000001000000000000
000000000000100000000011111001100000000000000010000000
000010100000000001000010000101000000000000000000000000
000011000001010000000000001111001100000000010000000000
000010000000010011100000011101011011111100000000000000
001001001110100000100011001101011000011100000000000000
010000000000100000000000000001000000000011000100000100
100000000010010000000000000001000000000010000010000000
.logic_tile 9 12
000000000000001111000000010101100000000000000001000001
000000000000000011000011001001101000000000010000000000
111000000000000001100000000111111001000000000000000000
000000000000000000000011111111011011100000000000000000
010000100010000011000010000111100001001100110001000000
111001000000000111000000000000101101110011000000000000
000000000000000111100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000001100000000001001101000100000010000000
000010100000000000000000001001001111100000000000000000
000000000011010000000000000101101110000010000000000001
000000000000100000000011110101011110000000000000000000
000000000000000000000111100001100000000000000000000000
001000000000000011000010000101000000000001000000000000
010000000000000111000010110101100000000010000100000000
100000001010000000100111001111100000000000000010000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
001100000000001011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000001000000
000000000000000000000000001111000000000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001001000000000000000110000000
000010100000000000100000000011000000000001000010000000
000000000000000000000000001011000000000000000100000000
001000000000000000000010000111100000000001000000000000
010000000000000011100110101111100000000000000100000000
100000000000000000100000000011100000000001000010000000
.logic_tile 12 12
000000000000000011100000000001100000000000001000000000
001000000000000000100010100000000000000000000000001000
000000000000000101100010100000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000101000000000000001000001100111000000000
001000000000000000000000000000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000100000000000010100000001011110011000000000000
000010100000000000000011100000001000001100111000000000
000001000000000000000100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001001110011000000000000
000010100000000000000000000000001001001100111000000000
001001000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
.io_tile 13 12
000001111000000010
000000001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000110000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 13
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000100000000000111000110000001100000000000001000000000
000100000000001001100100000000100000000000000000001000
000000000000000011000011000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
001000000000010000000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000000000000000000000000001000000000
000001001110000000000010000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 2 13
000000000000000001000000000101100000000001000000000000
000000000000000000000011101101000000000000000000000010
111000000000000111000011111001111010000011010010000000
000000000000000111100111101001001000000011000000000000
010000000000000001000110100111000000000000000000000010
010000000000000000100100001011100000000001000010000000
001000000000001111000110111001100000000011000000000000
000000000000000001100011110001101000000001000010000000
000000000000100011100000000001100000000000110000000000
000000000001010011000011000101101100000000010001000000
000000000000001000000010101101111001110000000000000000
000000000000000011000100001101101101010000000010000000
000000000000000000000000001000000000000000000100000000
001001000000000000000011110011000000000010000000000010
110000000000000111100000000000000000000000000100100000
110000000000000000110000000011000000000010000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000100000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000100000000000000011110000000000000010000000000000
000000001000000111000011110111000000000000000000000010
111000000000001111100110011011000000000001000000000000
000000000001011011100011110101100000000000000000000001
010000000000000011100110000001100000000000010000000000
011000000000000000100000000101001011000000000000000000
000000000000000000000110000101100000000001000000000000
000000000000001111000000001001101111000011000000000000
000000000000000000000111011000000000000010000000100000
000000000000000000000011111001000000000000000001000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000001011000000000000000000000000
000000100000000011100000001000000000000010000000100000
001000000000000000000011100111000000000000000000000010
010000000001000101100000000001000001001100110100000000
010000000000000000100000000000001001110011000000000010
.logic_tile 5 13
000000000000000111100010001001000000000000000001000000
000000000000000000100010001111000000000001000000000000
111000000100000000000110011011011110101000000001000000
000000000000000000000010001101111001100100000000000000
010000000000000001000011001011100000000000110000000000
011000000000000001100000000111001011000000010000000000
000000000000000000000000011111000000000000000000000010
000000000000000000000010001001000000000001000000000010
000000000000000111100000011011000001000000010000000000
000000000000000000100010001111001001000000000010000001
000000000000000111100000000101000000000001000000000000
000000001100000000100000000101000000000000000001000000
000000000000000011000000000001100000000011000000000000
001000000000000000000000000111100000000010000011100000
000000000000100111100011011000000000000000000100000000
000000000000000000000111011111000000000010000000000000
.logic_tile 6 13
000000000100000111100010000011111010000011000000000000
000000000001010001010011010001001011000001000000000000
111001100000000000000110011011000000000000000000000000
000001000000001111000010101001100000000001000000000000
010001000000001001100010000101100000000000000001000001
011010001100000001010110100101100000000001000000000001
000000000000001000000000010001100000000011000000000000
000000000001010101000010100001101011000001000000000100
000000000110000000000000011101100001000000100000000010
000000100000000000000011010001101110000000110000000000
000000000000000111000000000111000001000000000000100000
000100000000001111000000001001101110000000010000000000
000110000000000000000110011101101011110000000000000000
001000001100000000000011010001101100100000000001000000
010000000000000011100000000000000000000000000110000000
100000000000001111000000001111000000000010000000000000
.logic_tile 7 13
000000000000101101100111100001001010000000000000000000
000000000001010111000111100101101001100000000010000000
111000000000001001100110011001100000000000110000000000
000000000000000001000111100101001101000000100000000000
010010100000001001100111001001100000000000000000000010
111001000000000111000011101011001000000000010000000000
000001000000001011100111100101100000000000000000100000
000010001000000111100000001111101011000000010000100000
000000000000000111100011101001111101010000000000000000
000000000000000000100000000101101001000000000000000000
000000000000000111000000010101100000000001000000000000
000000001010000111100010000011100000000000000000100000
000000000000000000000011111011100000000000010000000000
001000000001010000000010010011001111000000110000000000
010000000000000000000000000000000000000000000100000000
101000000000000000000000000001000000000010000000000010
.logic_tile 8 13
000000000000000101000010100001000000000000001000000000
000000000000000000100100000000101100000000000000000000
111000000000000101100011100011001000001100111000000000
000000000000000000100100000000101000110011000000000100
010000000000001000000010000001101000001100111000000000
111000000000000011010000000000000000110011000000000100
000000000010001101100111100000001000001100110000000000
000000000000001001000000000000000000110011000000000000
000000000110000000000000011101011101000011100000000000
000000000000001101000010111101001111000001110000000000
000000001100000111100000001111011101010000000000000000
000000000000000000100011110101111001110000000000000010
000000000000000000000111001111100000000001000000000000
001000000000000000000100000101000000000000000001000000
010000000000001000000110000000000000000000000100000000
101000000000000001000000000101000000000010000010000000
.logic_tile 9 13
000000000001011000000010000101000000000001100000000000
000000000000100001000011011001001101000001010001000000
111001000001010101110000010101000000000001000000000010
000000000000000000000010000111100000000000000000000000
110010100000011000000111001001100000000000000000000000
111001000000000111000100001001001000000000010000000001
000000000001100111100110000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000100000000000000000011000000000000010000000000001
000001000000000000000011111101000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000111110011111011001100000000000000
001000000000000001100011110111001111000100000000000000
000000000000000000000110000101100000000000110100000100
000000000000000000000100001111001001000000010000000000
.ramb_tile 10 13
000001001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 11 13
000000000000001011100000001001011000111111110000000000
001000000000001111100000001101011000001111110001000000
111000000000000111100011001011000000000000000100000000
000000000000000000000100000001100000000001000000000000
010000000000000000000000001011100000000000000100000000
001000000000000000000000000101000000000001000000000000
000000000000000111100010001111000000000000000100000000
000000000000000000000000000001100000000001000000000000
000000000000000101100000011011000000000000000100000000
000000000000000000000010100101000000000001000000000010
000000000000001101100000011011100000000000000100000000
000000000000000101000010100001000000000001000000000000
000010100000001000000110101111000000000000000100000000
001001000000000101000000000101000000000001000000000000
010000000000000000000000001011100000000000000100000000
100000000000000000000000000001100000000001000000000000
.logic_tile 12 13
000000000000000011110110100000001001001100111000000000
001000000000000000100000000000001001110011000000010000
000001000000000000000000010000001000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000101100000010000001000001100111000000000
001000000000000000000010100000001010110011000000000000
000000000000000101110110100000001000001100111000000000
000000000000001101000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
001000001110000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
.io_tile 13 13
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000010010
000000111000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 14
000000000000001001000000000001100000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000111000000000001000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 2 14
000000000000000000000010100001100000000000001000000000
000000000000000000000110110000100000000000000000001000
000000100000110000010111100000000000000000001000000000
000001000001100000000010110000001011000000000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000010011010000001001110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000001101100000000000001001110011000000000000
000000000001010011000000000000001000001100111000000000
000000000000100000100000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001010110011000000000001
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001100110011000000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000010010100000000000000000000000000000
111000000000000111100000001000000000000010000000000000
000000000110000000100000000011000000000000000001000000
010000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000001011000000000000000000000000
000000000000000000000000001101100000000010010100100000
000000000000000000000000000001101100000010100000000100
.logic_tile 5 14
000000000000000101000000010111100000000000001000000000
000000000000000000100010000000100000000000000000001000
111000000000101000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000000000
110000000000000000000000000000001001001100111000000000
010000000000000000000000000000001110110011000000000000
000010100000000000000000000000001001001100111000000000
000001000000010000000000000000001101110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000011100000000000110011000000000000
000000000000000101100110101001000000000001010000100000
000000000100000000000000000011101000000001100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
.logic_tile 6 14
000000000000001001000110000101000000000000000000000000
000000000000000001110011101011000000000001000000000010
111000000000000101110110001001000000000011010000000000
000000000000010000000000000011001000000011000000100000
010000000000001000000110100000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000100000000010101101000000000001010001000010
000000001010000000000100001001101100000001100000000000
001000000000000101000000011000000000000000000100100001
000000000000000000100010111101000000000010000000000000
000000000000000101100000001000000000000000000100100000
000000000000000000100010110001000000000010000000000100
000000001100000000000000001000000000000000000100000100
000000000010000000000000001011000000000010000001000000
010000000000000000000000000000000000000000000101000100
100000000000000000000000001001000000000010000000000000
.logic_tile 7 14
000000000000001111000110011001000000000001000000000001
000000000000001111000010001001000000000000000000000000
111000000000001000000010000001111011101000100001000100
000000000000000001000111011001011011110100100000000000
110000000000000001000110001001001111100110100000000000
100000000000000000010000000101011001100101010000000000
000000000000001001100111111111001101000000000000000000
000000000000000001000110101011011011110000000000000000
000000000000000011100000001011000000000010000000000000
000000000000000000010010011111001011000011000000000000
000000000000000000000011101001000001000011000000000000
000000000000000000000100000101001011000000110000000000
000000000000000011100000000111111000001100000100000000
000000000000000000000010000101011001001101010000100000
000000000000000000000011100000000000000000000000000000
000001000000001001000100000000000000000000000000000000
.logic_tile 8 14
000001000000001000000011100111000000001100110000000000
000010000010000111000011010000000000110011000000000000
111000000001011011100111000001000000000001000000000000
000000000000101011100100001001100000000000000000000000
110000000000001111000010110011011101101011110000000000
100000000000000111000010001101111000011011110000000000
000000000000001000000010000001000000000000000001000000
000000000000000001000111001001100000000011000000000000
000000000000001000000010101101111000100101010000000000
000100000000000001000000000111101010100110100000000000
000010000000000001000010000101111101001100000100000100
000001000000000000100110010101111010001101010000000000
000010000000000101100000000011101011110000000100000000
000001000000001001000000000001011101111000000000000010
000001000000000101100000000111001101110000000100000000
000010000000000000000000000101001001111001010000100000
.logic_tile 9 14
000000000000001101100111101101011001101100100000000000
000000000000000001100100001001101011110101000000000000
111000000000001011000110011101000000000000000000000000
000000000000000001000010001111100000000001000000000000
110000000000000011000110011001000000000001000000000000
010000000000000000000010001111000000000000000000000000
000000000000000111100011000011111010001100110000000000
000000000000000000000111000000001001110011000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000011101111000000000011000001000000
000010000011001001000000001001000000000011000000000000
000001000000100111100000001101000000000000000000000000
000000000000000000000000001111100001000000010000000000
000100000000000000000000000001001011000000000000000000
010100000000001000000010011101000001000001000101000110
100101000000001101000011011001001100000011000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000011000000000000010000000000000
000000000000000000000011001001000000000000000000000000
111000000000010000000110011000000000000010000000000000
000000000000000000000010001001000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001001100110100000000
000000000000000000000000000000101001110011000010100100
010000000000000000000000001001100000000000000100000000
100000000000000000000000001001100000000011000000000100
.logic_tile 12 14
000000000000001000000000000000001001001100111000000000
000000000000000001000000000000001010110011000000010000
111000000000000011000010110000001001001100111000000000
000000000000000000000010000000001101110011000000000000
010000000000000001100000010000001001001100111000000000
000000000000000000000010000000001001110011000000000000
000000000000000001100000000000001001001100110001000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000011101011100000000001000000000000
000001000000100000000110000001000000000000000100000000
000000000001000000000000001111000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000011101011100000000001000000000000
010000000000000000000000000101000000000000000100000000
100000000000000000000000001111000000000001000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000011000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000100000000110010000000000000000001000000000
000000000000010000000010000000001011000000000000000000
010000000000000000000111100000001001001100111001000000
110000000000000000000010110000001001110011000000000000
000000000000000101100000000000001001001100110001000000
000000000000000000100010110000001001110011000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000100000
000000000000000000000010011000000000000010000000000000
000000000010000000000110111011000000000000000000000010
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010001000000000
010000000000000000000000000000000000000000000101000000
100000000000000000000000000001000000000010001000000000
.logic_tile 2 15
000000000010000111000010101101100000000001000000000000
000000000000000000010010010101100000000000000000000000
111000000000000101000011101011100000000000110000000000
000000000000000101000110011001101111000001100000000000
010000000000001001100000001101011101011001010100000000
010000000000000001000010100001001100011010100000000010
000000000000000101000010110101111111011001010100000000
000000000000000000100010111001001011011010100000000010
000000000000000011000000001001100001000001010100000000
000000000000001001000000001001001110000001100000000010
000000000000000011100000000011000001000001010100000000
000000001100001001100010110001001100000001100000000010
000000000000000000000000000101000001000001010100000000
000000000000000000000010110101101110000001100000000010
000000000000000011100000000101100001000001010100000011
000000000000000000100000000011101100000001100000000000
.ramb_tile 3 15
001000000000000000000000000000000000000000
000000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011000000000101000001000001010001000001
000000000000000000000000001001101110000001100000000000
110000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011000000001101100001000001010001000001
000000000000000000100000000001001110000001100000000000
000000000000000000000111000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010001100000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 5 15
000000000000000111000110001101101000000100000000000000
000000000000000001000010100001111011100000000000000000
000000000000000001100110001001000000000000000000000000
000000000000000101010011001001001010000000110000000000
000000000000001000000010111011001101110011000000000000
000000000000000001000010000011011001000000000000000000
000000000000000001100110001101101001110011000000000000
000000000000000011000011000111011010000000000000000000
000000000000001001000010000011101011110000000000100001
000000000000001111100111100011111011000000000000000000
000000000000001000000010010011000000001100110000000000
000000000000000111000011010000101100110011000000000000
000000000000000000000000001101011000110100000011000000
000000000000000000000000001101001000111100010000000000
000000000000101000000000000011100000000011000000000000
000000000000000111000000000001100000000000000000000000
.logic_tile 6 15
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000110010000000
000000000000000000000000000001101010000001100000000000
.logic_tile 7 15
000000000000000001100000010001101110010111110000000000
000000000000000011000010000001011010100111110000000000
111000000000000001100011111001111101000001110000000000
000000000000000000000111011011111001000011100000000000
110000000000000001000000001101101110010100000000000000
100000001100000000010000001101011010100100000000000000
000000000000001111000110101011000000000000000000100000
000000000000000001000000000011100000000001000000100000
000000000001001000000000010111111111100101100000000000
000000000000000001000010111111101010001100110000000000
000000000000000101100010000011100000000000000000000000
000000000000010111100110000111000000000011000000000000
000100000000000000000010000001000000000010000100000000
000100000000000001000010001001000000000000000010000000
000000000000001000000000010001101101000111110100000010
000000000000001001000010011111101101000011110000000000
.logic_tile 8 15
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101000111001011001001101011110000000000
000000000000001101100000000101111001011011110000000000
110000000000000000000110010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000001000000000000111001001101011110000000000
000000000000001011000000001101011001011011110000000000
000010000000000001100000011001101100110000000100000000
000001000000000000000010101111001001111000000000000010
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001001101010110000000100000000
000000000000000000000100001011011001111000000010000000
.logic_tile 9 15
000000000000000001010000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010001101001001100111000000000
000000000000000000000010000000101010110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000001101100000000000001000001100110000000000
000000000000000001100010100000000000110011000000000000
000000000000000000000011100101100000000000000000000000
000000000000000000000010001111100000000001000000000000
000000000000000000000000000011111100101000000000000000
000000000000000111000011010001011101110000000000000000
000000000000000000000011100111111110010100010000000000
000000000000000000000000001011011111001100010000000000
000000000000000001100000000000000000000000000000000000
000000000000000111000011010000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000010100001100001000000000000000000
000000000000000001000110110101101001000000010000000000
000000000000000101000010110101100001000000010001000000
000000000000001101100010000101101000000000000000000000
000000000000001011100000000000000000000010000000000000
000000000000000001000010011001000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000001101000110111101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000001110000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000101101001000100000000000000
000000000000000000000000001001111000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
.logic_tile 12 15
000000000000000000000110110111000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001000000110100111000000000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101100000000111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000011000000000001000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001001000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000100000000
010000000000000000100000000101000000000010001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010001000000011
010000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000101000000000101100000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000111110001101001001100111000000001
000000000000000000000111110000101101110011000000000000
000000000000000101000000000001101000001100111000100000
000000000000000000000000000000100000110011000000000000
000000000000001011100111110000001000001100110000000100
000000000000000001100110100000000000110011000000000000
000000000000000111100000000001100000000000000000000001
000000000000000000000000000101100000000011000000000000
000000000000000000000110011011100000000001010000000001
000000000000000000000010001101101111000001100000000000
000000000000000000000000000011000001001100110000000000
000000000000000000000011100000001010110011000000000000
000000000000000000000000000101100000000001000000000000
000000000000000000000000000001100000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000110010111100000000000001000000000
000000000000000000000010000000101100000000000000000000
110000000000000000000110010001101000001100110000000000
010000000000000000000010000000101110110011000000000000
000000000000000000000000011111100001000010000000000000
000000000000000000000010001111101001000000000000000000
000000000000000011100000001111000000000000000000000010
000000000000000000000011111001000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001011100000000101000000000001000000000000
000100100000000101000000001101100000000011000000000000
010001000000000000000110111000000000000000000100000000
100010000000000000000010101101000000000010000100000000
.logic_tile 5 16
000000000000100000000110001001011011000100100000000000
000000000001010000000011110101101110000000000000000000
111000000000001001100000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000001100110010001111000001100110000000000
000000000000001001000010000000100000110011000000000000
000000000000000000000000001101100000000011000000000000
000000000000000000000000000111001011000011110000100010
000000000000000000000000001101100000000011000000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000000001000000000001000100000000
000000000000000000000000001101100000000011000100000000
010000000100000001100000001000000000000000000100000000
100000000000010000100000000001000000000010000100000000
.logic_tile 6 16
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000000011000000000111100001000000001000000000
000000000000010000000000000000001111000000000000000000
110000000000000000000110000101101001001100111000000000
110000000000000000000100000000101101110011000000000000
000000000000000000000110010101101001001100110000000000
000000000000000000000010000000101111110011000000000000
000100000000000000000010000000000000000010000000000000
000100000000000000000000000111000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011110111101001000000000000000000
000000000000001001000011000011000000000011000100000000
000000000000000101000000001001100000000010000000000000
010000000000000101100000000101000000000011000100000000
100000000000000000000011111001100000000010000000000000
.logic_tile 7 16
000000000000000000000110000001011010001100110000000000
000000000000000000000011100000110000110011000000000000
111000000000000101100000001111000001000000000000000100
000000000000000000000000000011101000000000110000000000
011010100000001000000010100000000000000000000000000000
010001000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000011000101000000
000000000000000000000010010101100000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000001111000000000000110100000000
000000000000000000000000000011101100000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000101100111100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000011000000000101000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001111000011000101001000001100111000000000
000000000000001011100000000000000000110011000000100000
000000000000000000000011000101001001001100111000000000
000000000000000000000000000000101111110011000000000010
000000000001000000000000000001101001001100111000000000
000000100010000000000000000000001101110011000000000000
000001000000000000000000010101101001001100111000000000
000000100000000000000011000000101111110011000000000000
000000000000000000000000000001001001001100110000000000
000000000000000000000000000000001101110011000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 9 16
000000000000001000000111100111100000000000001000000000
000000000000001111000100000000100000000000000000001000
000000000000001111100000000001100000000000001000000000
000000000000000111000000000000001001000000000000000000
000000001110000000000000010101100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000001010000000000010001000000000000001000000000
000000000000100000010011100000001001000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000010000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000001000111100000001000000
000000000000000000000011110000000000111100000000100000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001011000000000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000001000100
000000000000001000000000010000001000001100111100000000
000000000000000011000011000000001001110011000001000000
000000000000000000000000010000001001001100111100100000
000000000000000000000011000000001000110011000001000000
000001000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000001000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100110101000000
100000000000000000000000000000001001110011000000000010
.logic_tile 12 16
000000000000000011000000001001101000101100000000000000
000000000000000000100000000101101100111100000000010100
111000000000001000000110100000000000000000000100000000
000000000000000011000000000001000000000010000000000000
110010000000000000000000000000000000000000000100000000
000001000000000000000000001111000000000010000000000100
000000000000000101100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001111100000010000000000000000000110000000
000000000000001001100010110111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000101100110100000000000000000000100000000
000000000000000000100100001011000000000010000000000000
010000000000001000000000011000000000000000000100000000
010000000000001101000010111111000000000010000001000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 9 17
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000001110010000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 10 17
000010000000000010
000101010000000000
000001111000000000
000000001000000001
000000000000000001
000000000011000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 11 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011000001
000000000011000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001010001000010
000000000011000000
000000000000000000
000000000000000001
000000000000000001
000001010000000000
.io_tile 12 17
000000011000100010
000100001000000000
000000000000000000
000000000000000001
000000000000000001
000000000001000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000011000010
000000000001000000
000000011000000000
000000001000000001
000000000000000001
000000000000000000
.ram_data 3 9
000000040000000a00000003000000020000003f000100000000001e00000000
000000000000000000010000000100010004009f000000060000000500000003
0000001500e7002900e0001900070005000100a1000600090001000500000000
0005009500010081000800750001009500020081000800950001007500010025
0003009100030075000100950002009100050029000100190008000500010075
0000008100650029000000190007000500650025000000150008007500060095
00000000000000000000000000000000000000000000000000000000000000c0
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000005555
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 1
000000010001000100e70058004c0053000100010001000100e0003900e10029
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0001000100010001002c002a0019003b000100010001000100e200150006003a
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000005555
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$56607$n33$2
.sym 2 $abc$56607$n901$2
.sym 3 $abc$56607$n35$2
.sym 4 $abc$56607$n1490$2
.sym 5 $abc$56607$n31$2
.sym 6 $abc$56607$n1471$2
.sym 7 CLK$2$2
.sym 8 $abc$56607$n1018$2
.sym 54 $abc$56607$n2583
.sym 177 $abc$56607$n2528
.sym 178 $abc$56607$n2624
.sym 179 $abc$56607$n2626
.sym 181 $abc$56607$n2625
.sym 182 $abc$56607$n2628
.sym 183 $abc$56607$n2623
.sym 184 $abc$56607$n2627
.sym 293 $abc$56607$n2212
.sym 294 $abc$56607$n2213
.sym 295 $abc$56607$n2214
.sym 296 $abc$56607$n2215
.sym 297 $abc$56607$n2216
.sym 298 $abc$56607$n2217
.sym 405 $abc$56607$n1524
.sym 406 $abc$56607$n1526
.sym 407 $abc$56607$n1530
.sym 408 I2C.byte_counter[4]
.sym 409 I2C.byte_counter[3]
.sym 410 I2C.byte_counter[7]
.sym 411 I2C.byte_counter[2]
.sym 412 I2C.byte_counter[5]
.sym 519 $abc$56607$n2210
.sym 520 $abc$56607$n1521
.sym 521 $abc$56607$n1520
.sym 522 $abc$56607$n1277
.sym 523 $abc$56607$n1306
.sym 524 I2C.byte_counter[0]
.sym 525 I2C.byte_counter[6]
.sym 526 I2C.byte_counter[1]
.sym 633 $abc$56607$n1523
.sym 634 $abc$56607$n1302_1
.sym 635 $abc$56607$n1301
.sym 637 $abc$56607$n1303
.sym 638 $abc$56607$n1529
.sym 639 $abc$56607$n1305
.sym 640 I2C.i2c_start_latency
.sym 748 KEYBOARD.init_ram_cnt[2]
.sym 749 KEYBOARD.init_ram_cnt[3]
.sym 750 KEYBOARD.init_ram_cnt[4]
.sym 751 KEYBOARD.init_ram_cnt[5]
.sym 752 KEYBOARD.init_ram_cnt[6]
.sym 753 KEYBOARD.init_ram_cnt[7]
.sym 830 CLK$2
.sym 836 CLK$2
.sym 860 KEYBOARD.init_ram_cnt[8]
.sym 862 KEYBOARD.init_ram_cnt[1]
.sym 864 KEYBOARD.init_ram_cnt[0]
.sym 944 $abc$56607$n1490
.sym 974 $abc$56607$n673
.sym 975 $abc$56607$n674
.sym 976 $abc$56607$n805
.sym 977 $abc$56607$n2612
.sym 978 $abc$56607$n2611
.sym 979 $abc$56607$n807
.sym 980 I2C_HID_DESC.real_adress[3]
.sym 981 I2C_HID_DESC.real_adress[2]
.sym 1090 I2C_INPUT_LEN[2]
.sym 1091 I2C_INPUT_LEN[3]
.sym 1092 I2C_INPUT_LEN[4]
.sym 1093 I2C_INPUT_LEN[5]
.sym 1094 I2C_INPUT_LEN[6]
.sym 1095 I2C_INPUT_LEN[7]
.sym 1209 $abc$56607$n2569
.sym 1289 COM_TX$2
.sym 1323 $abc$56607$n2580
.sym 1403 I2C.is_read
.sym 1437 $abc$56607$n2570
.sym 1517 COM_DSR$2
.sym 1522 COM_DCD$2
.sym 1546 $abc$56607$n1817
.sym 1547 $abc$56607$n1820
.sym 1548 $abc$56607$n2613
.sym 1549 $abc$56607$n276
.sym 1550 ring_rd[2]
.sym 1551 ring_rd[3]
.sym 1660 ring_rd[1]
.sym 1664 ring_rd[0]
.sym 1851 $false
.sym 1853 KEYBOARD.ROWS_EN[13]
.sym 1856 $false
.sym 1858 KEYBOARD.ROWS_EN[14]
.sym 1880 $abc$56607$n1979
.sym 1881 $abc$56607$n1981
.sym 1882 $abc$56607$n1983
.sym 1883 I2C.FLT_SCL.RESET
.sym 1884 rststate[1]
.sym 1885 rststate[3]
.sym 1886 rststate[2]
.sym 2065 $abc$56607$n360
.sym 2066 $abc$56607$n361
.sym 2067 $abc$56607$n2529
.sym 2068 $abc$56607$n2051
.sym 2069 KEYBOARD.row_counter[2]
.sym 2070 KEYBOARD.kbd_code[4]
.sym 2147 $true
.sym 2184 $abc$56607$n2528$2
.sym 2185 $false
.sym 2186 $abc$56607$n2528
.sym 2187 $false
.sym 2188 $false
.sym 2190 $auto$alumacc.cc:470:replace_alu$12147.C[3]
.sym 2192 $false
.sym 2193 $abc$56607$n2627
.sym 2196 $auto$alumacc.cc:470:replace_alu$12147.C[4]
.sym 2198 $false
.sym 2199 $abc$56607$n2623
.sym 2202 $auto$alumacc.cc:470:replace_alu$12147.C[5]
.sym 2204 $false
.sym 2205 $abc$56607$n2628
.sym 2208 $auto$alumacc.cc:470:replace_alu$12147.C[6]
.sym 2210 $false
.sym 2211 $abc$56607$n2624
.sym 2214 $auto$alumacc.cc:470:replace_alu$12147.C[7]
.sym 2216 $false
.sym 2217 $abc$56607$n2625
.sym 2220 $abc$56607$n2583$2
.sym 2222 $false
.sym 2223 $abc$56607$n2626
.sym 2230 $abc$56607$n2583$2
.sym 2234 $abc$56607$n2615
.sym 2235 $abc$56607$n2530
.sym 2236 $abc$56607$n879
.sym 2237 $abc$56607$n372
.sym 2238 $abc$56607$n2617
.sym 2239 $abc$56607$n1977
.sym 2240 rststate[0]
.sym 2241 I2C.i2c_bit_counter[3]
.sym 2320 $abc$56607$n1521
.sym 2321 $false
.sym 2322 $false
.sym 2323 $false
.sym 2326 $abc$56607$n1527
.sym 2327 $false
.sym 2328 $false
.sym 2329 $false
.sym 2332 $abc$56607$n1530
.sym 2333 $false
.sym 2334 $false
.sym 2335 $false
.sym 2344 $abc$56607$n1529
.sym 2345 $false
.sym 2346 $false
.sym 2347 $false
.sym 2350 $abc$56607$n1526
.sym 2351 $false
.sym 2352 $false
.sym 2353 $false
.sym 2356 $abc$56607$n1524
.sym 2357 $false
.sym 2358 $false
.sym 2359 $false
.sym 2362 $abc$56607$n1523
.sym 2363 $false
.sym 2364 $false
.sym 2365 $false
.sym 2369 $abc$56607$n873_1
.sym 2370 $abc$56607$n2047
.sym 2371 $abc$56607$n2248
.sym 2372 $abc$56607$n2045
.sym 2373 $abc$56607$n358
.sym 2374 $abc$56607$n880
.sym 2375 I2C.i2c_bit_counter[1]
.sym 2376 I2C.i2c_bit_counter[0]
.sym 2417 $true
.sym 2454 $abc$56607$n1520$2
.sym 2455 $false
.sym 2456 $abc$56607$n1520
.sym 2457 $false
.sym 2458 $false
.sym 2460 $auto$alumacc.cc:470:replace_alu$12152.C[2]
.sym 2462 $false
.sym 2463 $abc$56607$n1521
.sym 2466 $auto$alumacc.cc:470:replace_alu$12152.C[3]
.sym 2467 $false
.sym 2468 $false
.sym 2469 $abc$56607$n1523
.sym 2470 $auto$alumacc.cc:470:replace_alu$12152.C[2]
.sym 2472 $auto$alumacc.cc:470:replace_alu$12152.C[4]
.sym 2473 $false
.sym 2474 $false
.sym 2475 $abc$56607$n1524
.sym 2476 $auto$alumacc.cc:470:replace_alu$12152.C[3]
.sym 2478 $auto$alumacc.cc:470:replace_alu$12152.C[5]
.sym 2479 $false
.sym 2480 $false
.sym 2481 $abc$56607$n1526
.sym 2482 $auto$alumacc.cc:470:replace_alu$12152.C[4]
.sym 2484 $auto$alumacc.cc:470:replace_alu$12152.C[6]
.sym 2485 $false
.sym 2486 $false
.sym 2487 $abc$56607$n1527
.sym 2488 $auto$alumacc.cc:470:replace_alu$12152.C[5]
.sym 2490 $auto$alumacc.cc:470:replace_alu$12152.C[7]
.sym 2491 $false
.sym 2492 $false
.sym 2493 $abc$56607$n1529
.sym 2494 $auto$alumacc.cc:470:replace_alu$12152.C[6]
.sym 2497 $false
.sym 2498 $false
.sym 2499 $abc$56607$n1530
.sym 2500 $auto$alumacc.cc:470:replace_alu$12152.C[7]
.sym 2504 $abc$56607$n2043
.sym 2505 $abc$56607$n1321
.sym 2506 $abc$56607$n1315_1
.sym 2507 $abc$56607$n1527
.sym 2508 $abc$56607$n1492
.sym 2509 $false$2
.sym 2510 I2C_HID_DESC.last_rd_request
.sym 2590 $abc$56607$n2043
.sym 2591 I2C.byte_counter[3]
.sym 2592 $false
.sym 2593 $false
.sym 2596 $abc$56607$n2043
.sym 2597 I2C.byte_counter[4]
.sym 2598 $false
.sym 2599 $false
.sym 2602 $abc$56607$n2043
.sym 2603 I2C.byte_counter[7]
.sym 2604 $false
.sym 2605 $false
.sym 2608 $abc$56607$n2214
.sym 2609 $abc$56607$n1301
.sym 2610 $abc$56607$n1526
.sym 2611 $abc$56607$n1304
.sym 2614 $abc$56607$n2213
.sym 2615 $abc$56607$n1524
.sym 2616 $abc$56607$n1306
.sym 2617 $false
.sym 2620 $abc$56607$n2217
.sym 2621 $abc$56607$n1301
.sym 2622 $abc$56607$n1530
.sym 2623 $abc$56607$n1304
.sym 2626 $abc$56607$n2212
.sym 2627 $abc$56607$n1301
.sym 2628 $abc$56607$n1523
.sym 2629 $abc$56607$n1304
.sym 2632 $abc$56607$n2215
.sym 2633 $abc$56607$n1527
.sym 2634 $abc$56607$n1301
.sym 2635 $abc$56607$n1304
.sym 2636 $true
.sym 2637 CLK$2$2
.sym 2638 $false
.sym 2639 $abc$56607$n874
.sym 2640 $abc$56607$n1487
.sym 2641 $abc$56607$n1304
.sym 2642 $abc$56607$n877
.sym 2643 $abc$56607$n1276
.sym 2644 $abc$56607$n1248
.sym 2645 $abc$56607$n1300
.sym 2646 I2C.received_byte[0]
.sym 2725 $false
.sym 2726 $true$2
.sym 2727 $abc$56607$n1520
.sym 2728 $false
.sym 2731 $abc$56607$n2043
.sym 2732 I2C.byte_counter[1]
.sym 2733 $false
.sym 2734 $false
.sym 2737 $abc$56607$n2043
.sym 2738 I2C.byte_counter[0]
.sym 2739 $false
.sym 2740 $false
.sym 2743 I2C.byte_counter[2]
.sym 2744 I2C.byte_counter[3]
.sym 2745 I2C.byte_counter[0]
.sym 2746 I2C.byte_counter[1]
.sym 2749 $abc$56607$n1301
.sym 2750 $abc$56607$n1304
.sym 2751 $false
.sym 2752 $false
.sym 2755 $abc$56607$n2210
.sym 2756 $abc$56607$n1520
.sym 2757 $abc$56607$n1301
.sym 2758 $abc$56607$n1304
.sym 2761 $abc$56607$n2216
.sym 2762 $abc$56607$n1301
.sym 2763 $abc$56607$n1529
.sym 2764 $abc$56607$n1304
.sym 2767 $abc$56607$n1306
.sym 2768 I2C.byte_counter[0]
.sym 2769 I2C.byte_counter[1]
.sym 2770 $abc$56607$n2043
.sym 2771 $true
.sym 2772 CLK$2$2
.sym 2773 $false
.sym 2775 $abc$56607$n2606
.sym 2776 $abc$56607$n1283
.sym 2777 I2C_TRANS
.sym 2778 $abc$56607$n2518
.sym 2779 $abc$56607$n875
.sym 2781 I2C.received_byte[4]
.sym 2860 $abc$56607$n2043
.sym 2861 I2C.byte_counter[2]
.sym 2862 $false
.sym 2863 $false
.sym 2866 $abc$56607$n1523
.sym 2867 $abc$56607$n1303
.sym 2868 I2C.byte_counter[0]
.sym 2869 I2C.byte_counter[1]
.sym 2872 $abc$56607$n1302_1
.sym 2873 $abc$56607$n1529
.sym 2874 $false
.sym 2875 $false
.sym 2884 I2C.byte_counter[3]
.sym 2885 I2C.byte_counter[4]
.sym 2886 I2C.byte_counter[5]
.sym 2887 I2C.byte_counter[7]
.sym 2890 $abc$56607$n2043
.sym 2891 I2C.byte_counter[6]
.sym 2892 $false
.sym 2893 $false
.sym 2896 I2C.i2c_start_latency
.sym 2897 I2C.i2c_state_machine
.sym 2898 $abc$56607$n2043
.sym 2899 $false
.sym 2902 $abc$56607$n2043
.sym 2903 $false
.sym 2904 $false
.sym 2905 $false
.sym 2906 $abc$56607$n1305
.sym 2907 CLK$2$2
.sym 2908 $false
.sym 2909 $abc$56607$n925
.sym 2910 $abc$56607$n924
.sym 2912 $abc$56607$n923
.sym 2913 $abc$56607$n2621
.sym 2915 KEYBOARD.ram_adr[6]
.sym 2916 KEYBOARD.ram_adr[5]
.sym 2957 $true
.sym 2994 KEYBOARD.init_ram_cnt[0]$2
.sym 2995 $false
.sym 2996 KEYBOARD.init_ram_cnt[0]
.sym 2997 $false
.sym 2998 $false
.sym 3000 $auto$alumacc.cc:470:replace_alu$12188.C[2]
.sym 3002 $false
.sym 3003 KEYBOARD.init_ram_cnt[1]
.sym 3006 $auto$alumacc.cc:470:replace_alu$12188.C[3]
.sym 3007 $false
.sym 3008 $false
.sym 3009 KEYBOARD.init_ram_cnt[2]
.sym 3010 $auto$alumacc.cc:470:replace_alu$12188.C[2]
.sym 3012 $auto$alumacc.cc:470:replace_alu$12188.C[4]
.sym 3013 $false
.sym 3014 $false
.sym 3015 KEYBOARD.init_ram_cnt[3]
.sym 3016 $auto$alumacc.cc:470:replace_alu$12188.C[3]
.sym 3018 $auto$alumacc.cc:470:replace_alu$12188.C[5]
.sym 3019 $false
.sym 3020 $false
.sym 3021 KEYBOARD.init_ram_cnt[4]
.sym 3022 $auto$alumacc.cc:470:replace_alu$12188.C[4]
.sym 3024 $auto$alumacc.cc:470:replace_alu$12188.C[6]
.sym 3025 $false
.sym 3026 $false
.sym 3027 KEYBOARD.init_ram_cnt[5]
.sym 3028 $auto$alumacc.cc:470:replace_alu$12188.C[5]
.sym 3030 $auto$alumacc.cc:470:replace_alu$12188.C[7]
.sym 3031 $false
.sym 3032 $false
.sym 3033 KEYBOARD.init_ram_cnt[6]
.sym 3034 $auto$alumacc.cc:470:replace_alu$12188.C[6]
.sym 3036 $auto$alumacc.cc:470:replace_alu$12188.C[8]
.sym 3037 $false
.sym 3038 $false
.sym 3039 KEYBOARD.init_ram_cnt[7]
.sym 3040 $auto$alumacc.cc:470:replace_alu$12188.C[7]
.sym 3041 $abc$56607$n1459
.sym 3042 CLK$2$2
.sym 3043 $abc$56607$n35$2
.sym 3048 $abc$56607$n2229
.sym 3049 $abc$56607$n1052
.sym 3050 $abc$56607$n660
.sym 3051 I2C_OUT_DESC_MASK[5]
.sym 3130 $false
.sym 3131 $false
.sym 3132 KEYBOARD.init_ram_cnt[8]
.sym 3133 $auto$alumacc.cc:470:replace_alu$12188.C[8]
.sym 3142 KEYBOARD.init_ram_cnt[0]
.sym 3143 KEYBOARD.init_ram_cnt[1]
.sym 3144 $false
.sym 3145 $false
.sym 3154 $false
.sym 3155 $true$2
.sym 3156 KEYBOARD.init_ram_cnt[0]
.sym 3157 $false
.sym 3176 $abc$56607$n1459
.sym 3177 CLK$2$2
.sym 3178 $abc$56607$n35$2
.sym 3179 $abc$56607$n1099_1
.sym 3180 $abc$56607$n806
.sym 3181 I2C_HID_DESC.real_adress[7]
.sym 3182 I2C_HID_DESC.real_adress[0]
.sym 3183 I2C_HID_DESC.real_adress[6]
.sym 3184 I2C_HID_DESC.real_adress[4]
.sym 3185 I2C_HID_DESC.real_adress[1]
.sym 3186 I2C_HID_DESC.real_adress[5]
.sym 3265 I2C.byte_counter[2]
.sym 3266 I2C.byte_counter[3]
.sym 3267 $abc$56607$n674
.sym 3268 I2C.byte_counter[1]
.sym 3271 I2C.byte_counter[4]
.sym 3272 I2C.byte_counter[5]
.sym 3273 I2C.byte_counter[6]
.sym 3274 I2C.byte_counter[7]
.sym 3277 I2C.byte_counter[2]
.sym 3278 $abc$56607$n806
.sym 3279 $abc$56607$n674
.sym 3280 I2C.byte_counter[3]
.sym 3283 I2C_INPUT_LEN[6]
.sym 3284 $false
.sym 3285 $false
.sym 3286 $false
.sym 3289 I2C_INPUT_LEN[5]
.sym 3290 $false
.sym 3291 $false
.sym 3292 $false
.sym 3295 I2C.byte_counter[3]
.sym 3296 I2C.byte_counter[2]
.sym 3297 $abc$56607$n674
.sym 3298 $false
.sym 3301 I2C.byte_counter[3]
.sym 3302 $false
.sym 3303 $false
.sym 3304 $false
.sym 3307 I2C.byte_counter[2]
.sym 3308 $false
.sym 3309 $false
.sym 3310 $false
.sym 3311 $abc$56607$n1492
.sym 3312 CLK$2$2
.sym 3313 $abc$56607$n35$2
.sym 3314 $abc$56607$n1056
.sym 3315 $abc$56607$n855
.sym 3316 $abc$56607$n2610
.sym 3317 I2C_OUT_DESC_MASK[4]
.sym 3318 I2C_OUT_DESC_MASK[2]
.sym 3319 I2C_OUT_DESC_MASK[0]
.sym 3320 I2C_OUTPUT_TYPE[0]
.sym 3321 I2C_OUT_DESC_MASK[7]
.sym 3362 $true
.sym 3399 I2C.byte_counter[0]$2
.sym 3400 $false
.sym 3401 I2C.byte_counter[0]
.sym 3402 $false
.sym 3403 $false
.sym 3405 $auto$alumacc.cc:470:replace_alu$12141.C[2]
.sym 3407 I2C.byte_counter[1]
.sym 3408 $true$2
.sym 3411 $auto$alumacc.cc:470:replace_alu$12141.C[3]
.sym 3412 $false
.sym 3413 I2C.byte_counter[2]
.sym 3414 $true$2
.sym 3415 $auto$alumacc.cc:470:replace_alu$12141.C[2]
.sym 3417 $auto$alumacc.cc:470:replace_alu$12141.C[4]
.sym 3418 $false
.sym 3419 I2C.byte_counter[3]
.sym 3420 $true$2
.sym 3421 $auto$alumacc.cc:470:replace_alu$12141.C[3]
.sym 3423 $auto$alumacc.cc:470:replace_alu$12141.C[5]
.sym 3424 $false
.sym 3425 I2C.byte_counter[4]
.sym 3426 $true$2
.sym 3427 $auto$alumacc.cc:470:replace_alu$12141.C[4]
.sym 3429 $auto$alumacc.cc:470:replace_alu$12141.C[6]
.sym 3430 $false
.sym 3431 I2C.byte_counter[5]
.sym 3432 $true$2
.sym 3433 $auto$alumacc.cc:470:replace_alu$12141.C[5]
.sym 3435 $auto$alumacc.cc:470:replace_alu$12141.C[7]
.sym 3436 $false
.sym 3437 I2C.byte_counter[6]
.sym 3438 $true$2
.sym 3439 $auto$alumacc.cc:470:replace_alu$12141.C[6]
.sym 3442 $false
.sym 3443 I2C.byte_counter[7]
.sym 3444 $true$2
.sym 3445 $auto$alumacc.cc:470:replace_alu$12141.C[7]
.sym 3446 $abc$56607$n1180
.sym 3447 CLK$2$2
.sym 3448 $abc$56607$n35$2
.sym 3451 $abc$56607$n2477
.sym 3452 $abc$56607$n274
.sym 3453 $abc$56607$n2609
.sym 3454 $abc$56607$n2607
.sym 3455 UART_TX_DATA[5]
.sym 3456 UART_TX_DATA[7]
.sym 3497 $true
.sym 3534 $abc$56607$n2607$2
.sym 3535 $false
.sym 3536 $abc$56607$n2607
.sym 3537 $false
.sym 3538 $false
.sym 3540 $auto$alumacc.cc:470:replace_alu$12031.C[3]
.sym 3542 $false
.sym 3543 $abc$56607$n2608
.sym 3546 $auto$alumacc.cc:470:replace_alu$12031.C[4]
.sym 3548 $false
.sym 3549 $abc$56607$n2609
.sym 3552 $auto$alumacc.cc:470:replace_alu$12031.C[5]
.sym 3554 $false
.sym 3555 $abc$56607$n2610
.sym 3558 $auto$alumacc.cc:470:replace_alu$12031.C[6]
.sym 3560 $false
.sym 3561 $abc$56607$n2611
.sym 3564 $auto$alumacc.cc:470:replace_alu$12031.C[7]
.sym 3566 $false
.sym 3567 $abc$56607$n2612
.sym 3570 $abc$56607$n2569$2
.sym 3572 $false
.sym 3573 $abc$56607$n2613
.sym 3580 $abc$56607$n2569$2
.sym 3584 $abc$56607$n1050
.sym 3585 $abc$56607$n787
.sym 3586 $abc$56607$n667
.sym 3587 $abc$56607$n753
.sym 3588 $abc$56607$n795
.sym 3589 $abc$56607$n1073
.sym 3590 KEYBOARD.ram_adr[4]
.sym 3591 KEYBOARD.ram_adr[7]
.sym 3632 $true
.sym 3669 $abc$56607$n282$3
.sym 3670 $false
.sym 3671 $abc$56607$n282
.sym 3672 $false
.sym 3673 $false
.sym 3675 $auto$alumacc.cc:470:replace_alu$12098.C[3]
.sym 3677 $false
.sym 3678 $abc$56607$n280
.sym 3681 $auto$alumacc.cc:470:replace_alu$12098.C[4]
.sym 3683 $false
.sym 3684 $abc$56607$n279
.sym 3687 $auto$alumacc.cc:470:replace_alu$12098.C[5]
.sym 3689 $false
.sym 3690 $abc$56607$n277
.sym 3693 $auto$alumacc.cc:470:replace_alu$12098.C[6]
.sym 3695 $false
.sym 3696 $abc$56607$n276
.sym 3699 $auto$alumacc.cc:470:replace_alu$12098.C[7]
.sym 3701 $false
.sym 3702 $abc$56607$n274
.sym 3705 $abc$56607$n2580$2
.sym 3707 $false
.sym 3708 $abc$56607$n273
.sym 3715 $abc$56607$n2580$2
.sym 3721 $abc$56607$n1824
.sym 3722 $abc$56607$n1827
.sym 3723 $abc$56607$n1830
.sym 3724 $abc$56607$n1833
.sym 3725 $abc$56607$n1836
.sym 3726 $abc$56607$n1839
.sym 3767 $true
.sym 3804 $abc$56607$n282$2
.sym 3805 $false
.sym 3806 $abc$56607$n282
.sym 3807 $false
.sym 3808 $false
.sym 3810 $auto$alumacc.cc:470:replace_alu$12036.C[3]
.sym 3812 $true$2
.sym 3813 $abc$56607$n280
.sym 3816 $auto$alumacc.cc:470:replace_alu$12036.C[4]
.sym 3818 $false
.sym 3819 $abc$56607$n279
.sym 3822 $auto$alumacc.cc:470:replace_alu$12036.C[5]
.sym 3824 $false
.sym 3825 $abc$56607$n277
.sym 3828 $auto$alumacc.cc:470:replace_alu$12036.C[6]
.sym 3830 $false
.sym 3831 $abc$56607$n276
.sym 3834 $auto$alumacc.cc:470:replace_alu$12036.C[7]
.sym 3836 $false
.sym 3837 $abc$56607$n274
.sym 3840 $abc$56607$n2570$2
.sym 3842 $false
.sym 3843 $abc$56607$n273
.sym 3850 $abc$56607$n2570$2
.sym 3854 $abc$56607$n2545
.sym 3855 $10\ring_rd[3:0][1]
.sym 3856 report_data_radr[4]
.sym 3857 report_data_radr[3]
.sym 3858 report_data_radr[5]
.sym 3859 report_data_radr[6]
.sym 3860 report_data_radr[2]
.sym 3861 report_data_radr[7]
.sym 3902 $true
.sym 3939 ring_rd[0]$2
.sym 3940 $false
.sym 3941 ring_rd[0]
.sym 3942 $false
.sym 3943 $false
.sym 3945 $auto$alumacc.cc:470:replace_alu$12117.C[2]
.sym 3947 $false
.sym 3948 ring_rd[1]
.sym 3951 $auto$alumacc.cc:470:replace_alu$12117.C[3]
.sym 3952 $false
.sym 3953 $false
.sym 3954 ring_rd[2]
.sym 3955 $auto$alumacc.cc:470:replace_alu$12117.C[2]
.sym 3958 $false
.sym 3959 $false
.sym 3960 ring_rd[3]
.sym 3961 $auto$alumacc.cc:470:replace_alu$12117.C[3]
.sym 3964 I2C_INPUT_LEN[7]
.sym 3965 $false
.sym 3966 $false
.sym 3967 $false
.sym 3970 I2C.received_byte[5]
.sym 3971 $false
.sym 3972 $false
.sym 3973 $false
.sym 3976 $10\ring_rd[3:0][2]
.sym 3977 $false
.sym 3978 $false
.sym 3979 $false
.sym 3982 $10\ring_rd[3:0][3]
.sym 3983 $false
.sym 3984 $false
.sym 3985 $false
.sym 3986 $abc$56607$n999
.sym 3987 CLK$2$2
.sym 3988 $abc$56607$n35$2
.sym 3990 $abc$56607$n1832
.sym 3991 $abc$56607$n1835
.sym 3992 $abc$56607$n1838
.sym 3993 $abc$56607$n2543
.sym 3994 $10\ring_rd[3:0][0]
.sym 3995 $abc$56607$n1811
.sym 3996 $abc$56607$n2691
.sym 4087 $10\ring_rd[3:0][1]
.sym 4088 $false
.sym 4089 $false
.sym 4090 $false
.sym 4111 $10\ring_rd[3:0][0]
.sym 4112 $false
.sym 4113 $false
.sym 4114 $false
.sym 4121 $abc$56607$n999
.sym 4122 CLK$2$2
.sym 4123 $abc$56607$n35$2
.sym 4212 $false
.sym 4214 KEYBOARD.ROWS_EN[15]
.sym 4237 KEYBOARD.kbd_code_hid[0]
.sym 4238 KEYBOARD.kbd_code_hid[1]
.sym 4239 KEYBOARD.kbd_code_hid[2]
.sym 4240 KEYBOARD.kbd_code_hid[3]
.sym 4241 KEYBOARD.kbd_code_hid[4]
.sym 4242 KEYBOARD.kbd_code_hid[5]
.sym 4243 KEYBOARD.kbd_code_hid[6]
.sym 4244 KEYBOARD.kbd_code_hid[7]
.sym 4274 $false
.sym 4311 $auto$alumacc.cc:470:replace_alu$12126.C[1]
.sym 4313 $abc$56607$n35$2
.sym 4314 rststate[0]
.sym 4317 $auto$alumacc.cc:470:replace_alu$12126.C[2]
.sym 4318 $false
.sym 4319 $false
.sym 4320 rststate[1]
.sym 4321 $auto$alumacc.cc:470:replace_alu$12126.C[1]
.sym 4323 $auto$alumacc.cc:470:replace_alu$12126.C[3]
.sym 4324 $false
.sym 4325 $false
.sym 4326 rststate[2]
.sym 4327 $auto$alumacc.cc:470:replace_alu$12126.C[2]
.sym 4330 $false
.sym 4331 $false
.sym 4332 rststate[3]
.sym 4333 $auto$alumacc.cc:470:replace_alu$12126.C[3]
.sym 4336 rststate[3]
.sym 4337 rststate[2]
.sym 4338 rststate[1]
.sym 4339 rststate[0]
.sym 4342 $abc$56607$n1251
.sym 4343 $abc$56607$n1979
.sym 4344 $false
.sym 4345 $false
.sym 4348 $abc$56607$n1251
.sym 4349 $abc$56607$n1983
.sym 4350 $false
.sym 4351 $false
.sym 4354 $abc$56607$n1251
.sym 4355 $abc$56607$n1981
.sym 4356 $false
.sym 4357 $false
.sym 4358 $true
.sym 4359 CLK$2$2
.sym 4360 $false
.sym 4437 $true
.sym 4474 $abc$56607$n2045$2
.sym 4475 $false
.sym 4476 $abc$56607$n2045
.sym 4477 $false
.sym 4478 $false
.sym 4480 $auto$alumacc.cc:470:replace_alu$12155.C[2]
.sym 4482 $abc$56607$n2047
.sym 4483 $true$2
.sym 4486 $auto$alumacc.cc:470:replace_alu$12155.C[3]
.sym 4487 $false
.sym 4488 $abc$56607$n2049
.sym 4489 $true$2
.sym 4490 $auto$alumacc.cc:470:replace_alu$12155.C[2]
.sym 4492 $abc$56607$n2529$2
.sym 4493 $false
.sym 4494 $abc$56607$n2051
.sym 4495 $true$2
.sym 4496 $auto$alumacc.cc:470:replace_alu$12155.C[3]
.sym 4502 $abc$56607$n2529$2
.sym 4505 $abc$56607$n2617
.sym 4506 $false
.sym 4507 $false
.sym 4508 $false
.sym 4511 $abc$56607$n2248
.sym 4512 $false
.sym 4513 $false
.sym 4514 $false
.sym 4517 $abc$56607$n2287
.sym 4518 $abc$56607$n2246
.sym 4519 $false
.sym 4520 $false
.sym 4521 $abc$56607$n1490$2
.sym 4522 CLK$2$2
.sym 4523 $false
.sym 4524 KEYBOARD.RAM.r_data[0]
.sym 4526 KEYBOARD.RAM.r_data[1]
.sym 4528 KEYBOARD.RAM.r_data[2]
.sym 4530 KEYBOARD.RAM.r_data[3]
.sym 4598 $abc$56607$n2045
.sym 4599 $false
.sym 4600 $false
.sym 4601 $false
.sym 4604 $abc$56607$n2047
.sym 4605 $false
.sym 4606 $false
.sym 4607 $false
.sym 4610 $abc$56607$n361
.sym 4611 $abc$56607$n372
.sym 4612 $abc$56607$n2529
.sym 4613 $false
.sym 4616 $false
.sym 4617 $false
.sym 4618 $true$2
.sym 4619 $abc$56607$n2529
.sym 4622 I2C.i2c_bit_counter[3]
.sym 4623 $abc$56607$n2043
.sym 4624 $false
.sym 4625 $false
.sym 4628 $false
.sym 4629 $abc$56607$n35$2
.sym 4630 rststate[0]
.sym 4631 $false
.sym 4634 $abc$56607$n1251
.sym 4635 $abc$56607$n1977
.sym 4636 $false
.sym 4637 $false
.sym 4640 $abc$56607$n1290_1
.sym 4641 $abc$56607$n2617
.sym 4642 $abc$56607$n361
.sym 4643 $abc$56607$n1293
.sym 4644 $true
.sym 4645 CLK$2$2
.sym 4646 $false
.sym 4647 KEYBOARD.RAM.r_data[4]
.sym 4649 KEYBOARD.RAM.r_data[5]
.sym 4651 KEYBOARD.RAM.r_data[6]
.sym 4653 KEYBOARD.RAM.r_data[7]
.sym 4721 $abc$56607$n874
.sym 4722 $abc$56607$n878
.sym 4723 $abc$56607$n879
.sym 4724 $false
.sym 4727 $abc$56607$n2043
.sym 4728 I2C.i2c_bit_counter[1]
.sym 4729 $false
.sym 4730 $false
.sym 4733 $abc$56607$n2237
.sym 4734 KEYBOARD.row_counter[2]
.sym 4735 $abc$56607$n33$2
.sym 4736 $false
.sym 4739 $abc$56607$n2043
.sym 4740 I2C.i2c_bit_counter[0]
.sym 4741 $false
.sym 4742 $false
.sym 4745 $false
.sym 4746 $abc$56607$n2045
.sym 4747 $false
.sym 4748 $true$2
.sym 4751 I2C.i2c_bit_counter[0]
.sym 4752 I2C.i2c_bit_counter[1]
.sym 4753 $abc$56607$n2043
.sym 4754 $false
.sym 4757 $abc$56607$n1290_1
.sym 4758 $abc$56607$n2047
.sym 4759 $abc$56607$n1293
.sym 4760 $abc$56607$n880
.sym 4763 $abc$56607$n1290_1
.sym 4764 $abc$56607$n2045
.sym 4765 $abc$56607$n1293
.sym 4766 $abc$56607$n358
.sym 4767 $true
.sym 4768 CLK$2$2
.sym 4769 $false
.sym 4844 I2C.FLT_SDA.out
.sym 4845 $abc$56607$n14
.sym 4846 I2C.FLT_SCL.out
.sym 4847 $false
.sym 4850 I2C.FLT_SCL.out
.sym 4851 I2C.FLT_SDA.out
.sym 4852 $abc$56607$n14
.sym 4853 I2C.wr
.sym 4856 $abc$56607$n1268_1
.sym 4857 I2C.i2c_state_machine
.sym 4858 $false
.sym 4859 $false
.sym 4862 $abc$56607$n2043
.sym 4863 I2C.byte_counter[5]
.sym 4864 $false
.sym 4865 $false
.sym 4868 I2C_HID_DESC.last_rd_request
.sym 4869 I2C.wr
.sym 4870 I2C.FLT_SCL.RESET
.sym 4871 $false
.sym 4874 $false
.sym 4875 $false
.sym 4876 $false
.sym 4877 $false
.sym 4880 I2C.wr
.sym 4881 $false
.sym 4882 $false
.sym 4883 $false
.sym 4890 $true
.sym 4891 CLK$2$2
.sym 4892 $abc$56607$n35$2
.sym 4967 $abc$56607$n875
.sym 4968 $abc$56607$n877
.sym 4969 $false
.sym 4970 $false
.sym 4973 I2C.byte_counter[7]
.sym 4974 $abc$56607$n1276
.sym 4975 $false
.sym 4976 $false
.sym 4979 $abc$56607$n1300
.sym 4980 $abc$56607$n877
.sym 4981 $false
.sym 4982 $false
.sym 4985 I2C.FLT_SDA.out
.sym 4986 $abc$56607$n14
.sym 4987 I2C.FLT_SCL.out
.sym 4988 I2C.i2c_state_machine
.sym 4991 I2C.byte_counter[4]
.sym 4992 I2C.byte_counter[5]
.sym 4993 I2C.byte_counter[6]
.sym 4994 $abc$56607$n1277
.sym 4997 $abc$56607$n358
.sym 4998 $abc$56607$n880
.sym 4999 $abc$56607$n872
.sym 5000 $false
.sym 5003 $abc$56607$n1280
.sym 5004 $abc$56607$n1285
.sym 5005 $abc$56607$n875
.sym 5006 $false
.sym 5009 I2C.FLT_SDA.out
.sym 5010 $false
.sym 5011 $false
.sym 5012 $false
.sym 5013 $abc$56607$n1248
.sym 5014 CLK$2$2
.sym 5015 $false
.sym 5096 $abc$56607$n2605
.sym 5097 $false
.sym 5098 $false
.sym 5099 $false
.sym 5102 $abc$56607$n358
.sym 5103 $abc$56607$n880
.sym 5104 $abc$56607$n887
.sym 5105 $false
.sym 5108 I2C.i2c_state_machine
.sym 5109 I2C.i2c_start_latency
.sym 5110 $false
.sym 5111 $false
.sym 5114 UART.tx_bit_counter[0]
.sym 5115 UART.tx_bit_counter[1]
.sym 5116 $false
.sym 5117 $false
.sym 5120 I2C.i2c_start_latency
.sym 5121 $abc$56607$n2043
.sym 5122 I2C.i2c_state_machine
.sym 5123 I2C.is_read
.sym 5132 I2C.FLT_SDA.out
.sym 5133 $false
.sym 5134 $false
.sym 5135 $false
.sym 5136 $abc$56607$n1283
.sym 5137 CLK$2$2
.sym 5138 $false
.sym 5213 KEYBOARD.init_ram_cnt[2]
.sym 5214 KEYBOARD.init_ram_cnt[3]
.sym 5215 KEYBOARD.init_ram_cnt[4]
.sym 5216 KEYBOARD.init_ram_cnt[8]
.sym 5219 KEYBOARD.init_ram_cnt[5]
.sym 5220 KEYBOARD.init_ram_cnt[6]
.sym 5221 KEYBOARD.init_ram_cnt[7]
.sym 5222 $false
.sym 5231 KEYBOARD.init_ram_cnt[0]
.sym 5232 KEYBOARD.init_ram_cnt[1]
.sym 5233 $abc$56607$n924
.sym 5234 $abc$56607$n925
.sym 5237 $abc$56607$n2519
.sym 5238 $false
.sym 5239 $false
.sym 5240 $false
.sym 5249 KEYBOARD.init_ram_cnt[6]
.sym 5250 $false
.sym 5251 $false
.sym 5252 $false
.sym 5255 KEYBOARD.init_ram_cnt[5]
.sym 5256 $false
.sym 5257 $false
.sym 5258 $false
.sym 5259 $abc$56607$n1462
.sym 5260 CLK$2$2
.sym 5261 KEYBOARD.init_ram_cnt[8]
.sym 5262 I2C_HID_DESC.VAL[0]
.sym 5263 I2C_HID_DESC.VAL[1]
.sym 5264 I2C_HID_DESC.VAL[2]
.sym 5265 I2C_HID_DESC.VAL[3]
.sym 5266 I2C_HID_DESC.VAL[4]
.sym 5267 I2C_HID_DESC.VAL[5]
.sym 5268 I2C_HID_DESC.VAL[6]
.sym 5269 I2C_HID_DESC.VAL[7]
.sym 5298 $true
.sym 5335 $abc$56607$n2621$2
.sym 5336 $false
.sym 5337 $abc$56607$n2621
.sym 5338 $false
.sym 5339 $false
.sym 5341 $auto$alumacc.cc:470:replace_alu$12026.C[2]
.sym 5343 $false
.sym 5344 $abc$56607$n2518
.sym 5347 $auto$alumacc.cc:470:replace_alu$12026.C[3]
.sym 5349 $false
.sym 5350 $abc$56607$n2604
.sym 5353 $abc$56607$n2229$2
.sym 5355 $false
.sym 5356 $abc$56607$n2606
.sym 5363 $abc$56607$n2229$2
.sym 5366 I2C_HID_DESC.VAL[5]
.sym 5367 REPORT_DATA.r_data[5]
.sym 5368 I2C_OUT_DESC_MASK[5]
.sym 5369 $false
.sym 5372 $abc$56607$n2518
.sym 5373 $abc$56607$n2519
.sym 5374 $false
.sym 5375 $false
.sym 5378 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 5379 $false
.sym 5380 $false
.sym 5381 $false
.sym 5382 $abc$56607$n1191
.sym 5383 CLK$2$2
.sym 5384 $abc$56607$n35$2
.sym 5459 $abc$56607$n670
.sym 5460 I2C.is_read
.sym 5461 $false
.sym 5462 $false
.sym 5465 I2C.byte_counter[0]
.sym 5466 I2C.byte_counter[1]
.sym 5467 $false
.sym 5468 $false
.sym 5471 I2C.byte_counter[7]
.sym 5472 $abc$56607$n2477
.sym 5473 I2C_OUTPUT_TYPE[1]
.sym 5474 I2C_OUTPUT_TYPE[0]
.sym 5477 I2C.byte_counter[0]
.sym 5478 $abc$56607$n2471
.sym 5479 I2C_OUTPUT_TYPE[1]
.sym 5480 I2C_OUTPUT_TYPE[0]
.sym 5483 I2C_OUTPUT_TYPE[1]
.sym 5484 I2C_OUTPUT_TYPE[0]
.sym 5485 I2C.byte_counter[5]
.sym 5486 I2C.byte_counter[6]
.sym 5489 I2C.byte_counter[4]
.sym 5490 $false
.sym 5491 $false
.sym 5492 $false
.sym 5495 I2C.byte_counter[1]
.sym 5496 $false
.sym 5497 $false
.sym 5498 $false
.sym 5501 I2C_OUTPUT_TYPE[1]
.sym 5502 I2C_OUTPUT_TYPE[0]
.sym 5503 I2C.byte_counter[5]
.sym 5504 $false
.sym 5505 $abc$56607$n1492
.sym 5506 CLK$2$2
.sym 5507 $abc$56607$n35$2
.sym 5508 REPORT_DATA.r_data[0]
.sym 5510 REPORT_DATA.r_data[1]
.sym 5512 REPORT_DATA.r_data[2]
.sym 5514 REPORT_DATA.r_data[3]
.sym 5582 I2C_HID_DESC.VAL[7]
.sym 5583 REPORT_DATA.r_data[7]
.sym 5584 I2C_OUT_DESC_MASK[7]
.sym 5585 $false
.sym 5588 I2C_INPUT_LEN[4]
.sym 5589 I2C_INPUT_LEN[5]
.sym 5590 I2C_INPUT_LEN[6]
.sym 5591 I2C_INPUT_LEN[7]
.sym 5594 I2C_INPUT_LEN[4]
.sym 5595 $false
.sym 5596 $false
.sym 5597 $false
.sym 5600 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 5601 $false
.sym 5602 $false
.sym 5603 $false
.sym 5606 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 5607 $false
.sym 5608 $false
.sym 5609 $false
.sym 5612 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 5613 $false
.sym 5614 $false
.sym 5615 $false
.sym 5618 $abc$56607$n1093
.sym 5619 $abc$56607$n1099_1
.sym 5620 $false
.sym 5621 $false
.sym 5624 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 5625 $false
.sym 5626 $false
.sym 5627 $false
.sym 5628 $abc$56607$n1191
.sym 5629 CLK$2$2
.sym 5630 $abc$56607$n35$2
.sym 5631 REPORT_DATA.r_data[4]
.sym 5633 REPORT_DATA.r_data[5]
.sym 5635 REPORT_DATA.r_data[6]
.sym 5637 REPORT_DATA.r_data[7]
.sym 5667 $true
.sym 5704 I2C.byte_counter[5]$2
.sym 5705 $false
.sym 5706 I2C.byte_counter[5]
.sym 5707 $false
.sym 5708 $false
.sym 5710 $auto$alumacc.cc:470:replace_alu$12164.C[7]
.sym 5712 $false
.sym 5713 I2C.byte_counter[6]
.sym 5717 $false
.sym 5718 $false
.sym 5719 I2C.byte_counter[7]
.sym 5720 $auto$alumacc.cc:470:replace_alu$12164.C[7]
.sym 5723 I2C.received_byte[6]
.sym 5724 $false
.sym 5725 $false
.sym 5726 $false
.sym 5729 I2C_INPUT_LEN[3]
.sym 5730 $false
.sym 5731 $false
.sym 5732 $false
.sym 5735 I2C_INPUT_LEN[1]
.sym 5736 $false
.sym 5737 $false
.sym 5738 $false
.sym 5741 $abc$56607$n1052
.sym 5742 I2C.received_byte[5]
.sym 5743 I2C.is_read
.sym 5744 $false
.sym 5747 $abc$56607$n1056
.sym 5748 I2C.received_byte[7]
.sym 5749 I2C.is_read
.sym 5750 $false
.sym 5751 $abc$56607$n888
.sym 5752 CLK$2$2
.sym 5753 $abc$56607$n19
.sym 5828 $abc$56607$n1180
.sym 5829 $abc$56607$n795
.sym 5830 $false
.sym 5831 $false
.sym 5834 $abc$56607$n788
.sym 5835 $abc$56607$n21
.sym 5836 $abc$56607$n754
.sym 5837 $abc$56607$n742
.sym 5840 I2C_TRANS
.sym 5841 last_trans
.sym 5842 $false
.sym 5843 $false
.sym 5846 $abc$56607$n742
.sym 5847 $abc$56607$n747
.sym 5848 $abc$56607$n754
.sym 5849 $false
.sym 5852 $abc$56607$n754
.sym 5853 $abc$56607$n788
.sym 5854 I2C.FLT_SCL.RESET
.sym 5855 $false
.sym 5858 $abc$56607$n826
.sym 5859 $abc$56607$n2580
.sym 5860 $abc$56607$n2570
.sym 5861 $abc$56607$n21
.sym 5864 KEYBOARD.init_ram_cnt[4]
.sym 5865 $false
.sym 5866 $false
.sym 5867 $false
.sym 5870 KEYBOARD.init_ram_cnt[7]
.sym 5871 $false
.sym 5872 $false
.sym 5873 $false
.sym 5874 $abc$56607$n1462
.sym 5875 CLK$2$2
.sym 5876 KEYBOARD.init_ram_cnt[8]
.sym 5913 $true
.sym 5950 report_data_radr[0]$2
.sym 5951 $false
.sym 5952 report_data_radr[0]
.sym 5953 $false
.sym 5954 $false
.sym 5956 $auto$alumacc.cc:470:replace_alu$12120.C[2]
.sym 5958 $false
.sym 5959 report_data_radr[1]
.sym 5962 $auto$alumacc.cc:470:replace_alu$12120.C[3]
.sym 5963 $false
.sym 5964 $false
.sym 5965 report_data_radr[2]
.sym 5966 $auto$alumacc.cc:470:replace_alu$12120.C[2]
.sym 5968 $auto$alumacc.cc:470:replace_alu$12120.C[4]
.sym 5969 $false
.sym 5970 $false
.sym 5971 report_data_radr[3]
.sym 5972 $auto$alumacc.cc:470:replace_alu$12120.C[3]
.sym 5974 $auto$alumacc.cc:470:replace_alu$12120.C[5]
.sym 5975 $false
.sym 5976 $false
.sym 5977 report_data_radr[4]
.sym 5978 $auto$alumacc.cc:470:replace_alu$12120.C[4]
.sym 5980 $auto$alumacc.cc:470:replace_alu$12120.C[6]
.sym 5981 $false
.sym 5982 $false
.sym 5983 report_data_radr[5]
.sym 5984 $auto$alumacc.cc:470:replace_alu$12120.C[5]
.sym 5986 $auto$alumacc.cc:470:replace_alu$12120.C[7]
.sym 5987 $false
.sym 5988 $false
.sym 5989 report_data_radr[6]
.sym 5990 $auto$alumacc.cc:470:replace_alu$12120.C[6]
.sym 5993 $false
.sym 5994 $false
.sym 5995 report_data_radr[7]
.sym 5996 $auto$alumacc.cc:470:replace_alu$12120.C[7]
.sym 6074 $10\ring_rd[3:0][0]
.sym 6075 $10\ring_rd[3:0][2]
.sym 6076 $false
.sym 6077 $false
.sym 6080 $abc$56607$n763
.sym 6081 ring_rd[0]
.sym 6082 ring_rd[1]
.sym 6083 $false
.sym 6086 $abc$56607$n1830
.sym 6087 $abc$56607$n2545
.sym 6088 $abc$56607$n2543
.sym 6089 $abc$56607$n21
.sym 6092 $abc$56607$n1827
.sym 6093 $10\ring_rd[3:0][0]
.sym 6094 $10\ring_rd[3:0][2]
.sym 6095 $abc$56607$n21
.sym 6098 $abc$56607$n1832
.sym 6099 $abc$56607$n1833
.sym 6100 $abc$56607$n21
.sym 6101 $false
.sym 6104 $abc$56607$n1835
.sym 6105 $abc$56607$n1836
.sym 6106 $abc$56607$n21
.sym 6107 $false
.sym 6110 $10\ring_rd[3:0][1]
.sym 6111 $abc$56607$n1824
.sym 6112 $abc$56607$n21
.sym 6113 $false
.sym 6116 $abc$56607$n1838
.sym 6117 $abc$56607$n1839
.sym 6118 $abc$56607$n21
.sym 6119 $false
.sym 6120 $abc$56607$n1050
.sym 6121 CLK$2$2
.sym 6122 $false
.sym 6159 $false
.sym 6196 $auto$maccmap.cc:240:synth$12778.C[5]
.sym 6198 $abc$56607$n2543
.sym 6199 $abc$56607$n2545
.sym 6202 $auto$maccmap.cc:240:synth$12778.C[6]
.sym 6203 $false
.sym 6204 $10\ring_rd[3:0][2]
.sym 6205 $abc$56607$n2691
.sym 6206 $auto$maccmap.cc:240:synth$12778.C[5]
.sym 6208 $auto$maccmap.cc:240:synth$12778.C[7]
.sym 6209 $false
.sym 6210 $10\ring_rd[3:0][3]
.sym 6211 $false
.sym 6212 $auto$maccmap.cc:240:synth$12778.C[6]
.sym 6215 $false
.sym 6216 $false
.sym 6217 $false
.sym 6218 $auto$maccmap.cc:240:synth$12778.C[7]
.sym 6221 $10\ring_rd[3:0][1]
.sym 6222 $10\ring_rd[3:0][3]
.sym 6223 $false
.sym 6224 $false
.sym 6227 ring_rd[0]
.sym 6228 $abc$56607$n1811
.sym 6229 $abc$56607$n763
.sym 6230 $false
.sym 6233 $false
.sym 6234 $true$2
.sym 6235 ring_rd[0]
.sym 6236 $false
.sym 6239 $10\ring_rd[3:0][1]
.sym 6240 $10\ring_rd[3:0][3]
.sym 6241 $false
.sym 6242 $false
.sym 6418 KBD_COLUMNS[0]$2
.sym 6420 KBD_COLUMNS[1]$2
.sym 6422 $abc$56607$n2246
.sym 6423 KEYBOARD.kbd_code[2]
.sym 6425 KEYBOARD.row_counter[1]
.sym 6426 KEYBOARD.kbd_code[3]
.sym 6427 KEYBOARD.kbd_code[7]
.sym 6428 KEYBOARD.kbd_code[5]
.sym 6429 KEYBOARD.kbd_code[6]
.sym 6438 $false
.sym 6439 $false
.sym 6441 $false
.sym 6442 $false
.sym 6443 $false
.sym 6444 $false
.sym 6445 $false
.sym 6446 $false
.sym 6449 $false
.sym 6450 $false$2
.sym 6451 $false
.sym 6452 $false
.sym 6453 $false
.sym 6454 $false
.sym 6455 $false
.sym 6456 $false
.sym 6457 $false
.sym 6458 $false
.sym 6459 $false
.sym 6564 $abc$56607$n1249
.sym 6565 $abc$56607$n2616
.sym 6566 $abc$56607$n2049
.sym 6567 I2C.i2c_bit_counter[2]
.sym 6576 KEYBOARD.kbd_code[0]
.sym 6577 KEYBOARD.kbd_code[1]
.sym 6579 KEYBOARD.kbd_code[2]
.sym 6580 KEYBOARD.kbd_code[3]
.sym 6581 KEYBOARD.kbd_code[4]
.sym 6582 KEYBOARD.kbd_code[5]
.sym 6583 KEYBOARD.kbd_code[6]
.sym 6584 KEYBOARD.kbd_code[7]
.sym 6587 CLK$2$2
.sym 6588 $true
.sym 6589 $true$2
.sym 6662 $abc$56607$n878
.sym 6663 $abc$56607$n1268_1
.sym 6664 $abc$56607$n1285
.sym 6665 $abc$56607$n1291
.sym 6666 $abc$56607$n1293
.sym 6667 $abc$56607$n1319
.sym 6668 $abc$56607$n1290_1
.sym 6669 $abc$56607$n16
.sym 6670 $undef
.sym 6671 $undef
.sym 6672 $undef
.sym 6673 $undef
.sym 6674 $undef
.sym 6675 $undef
.sym 6676 $undef
.sym 6677 $undef
.sym 6678 KEYBOARD.ram_adr[0]
.sym 6679 KEYBOARD.ram_adr[1]
.sym 6680 $false
.sym 6681 KEYBOARD.ram_adr[2]
.sym 6682 KEYBOARD.ram_adr[3]
.sym 6683 KEYBOARD.ram_adr[4]
.sym 6684 KEYBOARD.ram_adr[5]
.sym 6685 KEYBOARD.ram_adr[6]
.sym 6686 KEYBOARD.ram_adr[7]
.sym 6687 $false
.sym 6688 $false
.sym 6689 CLK$2$2
.sym 6690 KEYBOARD.ram_wr
.sym 6691 KEYBOARD.temp[0]
.sym 6692 $undef
.sym 6693 KEYBOARD.temp[1]
.sym 6694 $undef
.sym 6695 KEYBOARD.temp[2]
.sym 6696 $undef
.sym 6697 KEYBOARD.temp[3]
.sym 6698 $undef
.sym 6699 $true$2
.sym 6764 $abc$56607$n1314
.sym 6765 $abc$56607$n1318
.sym 6766 $abc$56607$n1322
.sym 6767 $abc$56607$n1320_1
.sym 6768 $abc$56607$n1267
.sym 6769 $abc$56607$n1271
.sym 6770 $abc$56607$n1317
.sym 6771 I2C.wr
.sym 6772 $undef
.sym 6773 $undef
.sym 6774 $undef
.sym 6775 $undef
.sym 6776 $undef
.sym 6777 $undef
.sym 6778 $undef
.sym 6779 $undef
.sym 6780 KEYBOARD.ram_adr[0]
.sym 6781 KEYBOARD.ram_adr[1]
.sym 6782 $false
.sym 6783 KEYBOARD.ram_adr[2]
.sym 6784 KEYBOARD.ram_adr[3]
.sym 6785 KEYBOARD.ram_adr[4]
.sym 6786 KEYBOARD.ram_adr[5]
.sym 6787 KEYBOARD.ram_adr[6]
.sym 6788 KEYBOARD.ram_adr[7]
.sym 6789 $false
.sym 6790 $false
.sym 6791 CLK$2$2
.sym 6792 $true
.sym 6793 $true$2
.sym 6794 KEYBOARD.temp[5]
.sym 6795 $undef
.sym 6796 KEYBOARD.temp[6]
.sym 6797 $undef
.sym 6798 KEYBOARD.temp[7]
.sym 6799 $undef
.sym 6800 KEYBOARD.temp[4]
.sym 6801 $undef
.sym 6868 $abc$56607$n2495
.sym 6869 $abc$56607$n872
.sym 6870 KEYBOARD.ram_adr[1]
.sym 6871 KEYBOARD.ram_adr[0]
.sym 6872 KEYBOARD.ram_adr[2]
.sym 6873 KEYBOARD.ram_adr[3]
.sym 6970 $abc$56607$n2603
.sym 6971 $abc$56607$n2605
.sym 6972 $abc$56607$n1268
.sym 6973 $abc$56607$n2604
.sym 6974 $abc$56607$n887
.sym 6975 I2C.received_byte[2]
.sym 7070 $abc$56607$n1264
.sym 7071 $abc$56607$n1258
.sym 7072 $abc$56607$n1261
.sym 7073 $abc$56607$n1266
.sym 7074 $abc$56607$n1265
.sym 7075 $abc$56607$n1263
.sym 7076 $abc$56607$n1262
.sym 7077 I2C.received_byte[1]
.sym 7172 $abc$56607$n2509
.sym 7174 $abc$56607$n1054
.sym 7175 $abc$56607$n1459
.sym 7176 I2C_OUT_DESC_MASK[3]
.sym 7177 I2C_OUT_DESC_MASK[6]
.sym 7179 I2C_OUT_DESC_MASK[1]
.sym 7274 COM_TX$2
.sym 7275 $abc$56607$n663
.sym 7276 $abc$56607$n2471
.sym 7277 $abc$56607$n1046
.sym 7278 $abc$56607$n1044
.sym 7279 $abc$56607$n658
.sym 7280 $abc$56607$n1048
.sym 7281 $abc$56607$n10
.sym 7290 $false
.sym 7291 $false
.sym 7293 $false
.sym 7294 $false
.sym 7295 $false
.sym 7296 $false
.sym 7297 $false
.sym 7298 $false
.sym 7301 $false
.sym 7302 $false$2
.sym 7303 $false
.sym 7304 $false
.sym 7305 $false
.sym 7306 $false
.sym 7307 $false
.sym 7308 $false
.sym 7309 $false
.sym 7310 $false
.sym 7311 $false
.sym 7376 $abc$56607$n1050_1
.sym 7377 $abc$56607$n662
.sym 7378 $abc$56607$n659
.sym 7379 $abc$56607$n1042
.sym 7380 UART_TX_DATA[0]
.sym 7381 UART_TX_DATA[2]
.sym 7382 UART_TX_DATA[6]
.sym 7383 UART_TX_DATA[4]
.sym 7392 I2C_HID_DESC.real_adress[0]
.sym 7393 I2C_HID_DESC.real_adress[1]
.sym 7395 I2C_HID_DESC.real_adress[2]
.sym 7396 I2C_HID_DESC.real_adress[3]
.sym 7397 I2C_HID_DESC.real_adress[4]
.sym 7398 I2C_HID_DESC.real_adress[5]
.sym 7399 I2C_HID_DESC.real_adress[6]
.sym 7400 I2C_HID_DESC.real_adress[7]
.sym 7403 CLK$2$2
.sym 7404 $true
.sym 7405 $true$2
.sym 7478 $abc$56607$n665
.sym 7479 $abc$56607$n861
.sym 7480 $abc$56607$n2608
.sym 7481 $abc$56607$n857
.sym 7482 $abc$56607$n664
.sym 7483 $abc$56607$n858
.sym 7484 UART_TX_DATA[1]
.sym 7485 UART_TX_DATA[3]
.sym 7486 $undef
.sym 7487 $undef
.sym 7488 $undef
.sym 7489 $undef
.sym 7490 $undef
.sym 7491 $undef
.sym 7492 $undef
.sym 7493 $undef
.sym 7494 report_data_wadr[0]
.sym 7495 report_data_wadr[1]
.sym 7496 $false
.sym 7497 report_data_wadr[2]
.sym 7498 report_data_wadr[3]
.sym 7499 report_data_wadr[4]
.sym 7500 report_data_wadr[5]
.sym 7501 report_data_wadr[6]
.sym 7502 report_data_wadr[7]
.sym 7503 $false
.sym 7504 $false
.sym 7505 CLK$2$2
.sym 7506 report_wr_en
.sym 7507 report_data_wr[0]
.sym 7508 $undef
.sym 7509 report_data_wr[1]
.sym 7510 $undef
.sym 7511 report_data_wr[2]
.sym 7512 $undef
.sym 7513 report_data_wr[3]
.sym 7514 $undef
.sym 7515 $true$2
.sym 7580 $abc$56607$n280
.sym 7581 $abc$56607$n999
.sym 7582 $abc$56607$n1039
.sym 7583 $abc$56607$n1465
.sym 7584 $abc$56607$n273
.sym 7585 $abc$56607$n277
.sym 7586 $abc$56607$n282
.sym 7587 report_data_radr[0]
.sym 7588 $undef
.sym 7589 $undef
.sym 7590 $undef
.sym 7591 $undef
.sym 7592 $undef
.sym 7593 $undef
.sym 7594 $undef
.sym 7595 $undef
.sym 7596 report_data_radr[0]
.sym 7597 report_data_radr[1]
.sym 7598 $false
.sym 7599 report_data_radr[2]
.sym 7600 report_data_radr[3]
.sym 7601 report_data_radr[4]
.sym 7602 report_data_radr[5]
.sym 7603 report_data_radr[6]
.sym 7604 report_data_radr[7]
.sym 7605 $false
.sym 7606 $false
.sym 7607 CLK$2$2
.sym 7608 $true
.sym 7609 $true$2
.sym 7610 report_data_wr[5]
.sym 7611 $undef
.sym 7612 report_data_wr[6]
.sym 7613 $undef
.sym 7614 report_data_wr[7]
.sym 7615 $undef
.sym 7616 report_data_wr[4]
.sym 7617 $undef
.sym 7683 $abc$56607$n279
.sym 7688 COM_DSR$2
.sym 7689 report_data_radr[1]
.sym 7785 $10\ring_rd[3:0][2]
.sym 7787 $10\ring_rd[3:0][3]
.sym 7789 I2C.FLT_SCL.out
.sym 7888 $abc$56607$n1639
.sym 7889 $abc$56607$n1009
.sym 7890 $abc$56607$n1511
.sym 7892 $abc$56607$n2484
.sym 7893 I2C.FLT_SCL.counter[2]
.sym 8118 $abc$56607$n1343
.sym 8119 $abc$56607$n1344
.sym 8120 $abc$56607$n691
.sym 8122 $abc$56607$n696
.sym 8123 $abc$56607$n1492_1
.sym 8124 KEYBOARD.temp[6]
.sym 8125 KEYBOARD.temp[5]
.sym 8242 KBD_COLUMNS[2]$2
.sym 8244 KBD_COLUMNS[3]$2
.sym 8246 $abc$56607$n1490_1
.sym 8247 $abc$56607$n1347
.sym 8248 $abc$56607$n1341
.sym 8249 $abc$56607$n1349
.sym 8250 $abc$56607$n2273
.sym 8251 $abc$56607$n2287
.sym 8252 KEYBOARD.kbd_code[1]
.sym 8253 KEYBOARD.kbd_code[0]
.sym 8356 $abc$56607$n33$2
.sym 8357 KEYBOARD.row_counter[0]
.sym 8358 KEYBOARD.row_counter[1]
.sym 8359 $false
.sym 8362 $abc$56607$n2273
.sym 8363 $false
.sym 8364 $false
.sym 8365 $false
.sym 8374 $abc$56607$n2246
.sym 8375 $false
.sym 8376 $false
.sym 8377 $false
.sym 8380 $abc$56607$n2287
.sym 8381 $abc$56607$n2244
.sym 8382 $false
.sym 8383 $false
.sym 8386 $abc$56607$n2287
.sym 8387 $false
.sym 8388 $false
.sym 8389 $false
.sym 8392 $abc$56607$n2287
.sym 8393 $abc$56607$n2248
.sym 8394 $false
.sym 8395 $false
.sym 8398 $abc$56607$n2287
.sym 8399 $abc$56607$n2250
.sym 8400 $false
.sym 8401 $false
.sym 8402 $abc$56607$n1490$2
.sym 8403 CLK$2$2
.sym 8404 $false
.sym 8405 $abc$56607$n702
.sym 8406 $abc$56607$n726
.sym 8407 $abc$56607$n703
.sym 8408 $abc$56607$n692
.sym 8409 $abc$56607$n685
.sym 8410 $abc$56607$n708
.sym 8411 KEYBOARD.temp[2]
.sym 8412 KEYBOARD.temp[4]
.sym 8441 $true
.sym 8478 $abc$56607$n2615$2
.sym 8479 $false
.sym 8480 $abc$56607$n2615
.sym 8481 $false
.sym 8482 $false
.sym 8484 $auto$alumacc.cc:470:replace_alu$12064.C[2]
.sym 8486 $false
.sym 8487 $abc$56607$n2530
.sym 8490 $auto$alumacc.cc:470:replace_alu$12064.C[3]
.sym 8492 $false
.sym 8493 $abc$56607$n2616
.sym 8496 $abc$56607$n1249$2
.sym 8498 $false
.sym 8499 $abc$56607$n2617
.sym 8506 $abc$56607$n1249$2
.sym 8509 $abc$56607$n2049
.sym 8510 $false
.sym 8511 $false
.sym 8512 $false
.sym 8515 $abc$56607$n2043
.sym 8516 I2C.i2c_bit_counter[2]
.sym 8517 $false
.sym 8518 $false
.sym 8521 $abc$56607$n1290_1
.sym 8522 $abc$56607$n2049
.sym 8523 $abc$56607$n1293
.sym 8524 $abc$56607$n360
.sym 8525 $true
.sym 8526 CLK$2$2
.sym 8527 $false
.sym 8528 $abc$56607$n722
.sym 8529 $abc$56607$n1282
.sym 8530 $abc$56607$n719
.sym 8531 $abc$56607$n1470
.sym 8532 $abc$56607$n717
.sym 8533 $abc$56607$n1292
.sym 8534 KEYBOARD.ram_wr
.sym 8602 $abc$56607$n1249
.sym 8603 $abc$56607$n16
.sym 8604 I2C.FLT_SCL.out
.sym 8605 $false
.sym 8608 I2C.FLT_SCL.out
.sym 8609 $abc$56607$n16
.sym 8610 $false
.sym 8611 $false
.sym 8614 $abc$56607$n1271
.sym 8615 I2C.FLT_SCL.out
.sym 8616 $abc$56607$n16
.sym 8617 $abc$56607$n1249
.sym 8620 $abc$56607$n1292
.sym 8621 $abc$56607$n878
.sym 8622 $abc$56607$n875
.sym 8623 $abc$56607$n877
.sym 8626 $abc$56607$n1267
.sym 8627 $abc$56607$n878
.sym 8628 $abc$56607$n875
.sym 8629 $abc$56607$n877
.sym 8632 $abc$56607$n1249
.sym 8633 I2C.FLT_SCL.out
.sym 8634 $abc$56607$n16
.sym 8635 $abc$56607$n1271
.sym 8638 $abc$56607$n1267
.sym 8639 $abc$56607$n1285
.sym 8640 $abc$56607$n875
.sym 8641 $abc$56607$n1291
.sym 8644 I2C.FLT_SCL.out
.sym 8645 $false
.sym 8646 $false
.sym 8647 $false
.sym 8648 $true
.sym 8649 CLK$2$2
.sym 8650 $false
.sym 8651 $abc$56607$n1281
.sym 8652 $abc$56607$n1280
.sym 8653 $abc$56607$n1270
.sym 8654 $abc$56607$n1272
.sym 8655 $abc$56607$n1260
.sym 8656 I2C.is_ack
.sym 8657 $abc$56607$n14
.sym 8658 I2C.SDA_DIR
.sym 8725 $abc$56607$n1249
.sym 8726 $abc$56607$n875
.sym 8727 $abc$56607$n1315_1
.sym 8728 $abc$56607$n1271
.sym 8731 $abc$56607$n875
.sym 8732 $abc$56607$n1319
.sym 8733 $abc$56607$n1320_1
.sym 8734 $abc$56607$n1321
.sym 8737 $abc$56607$n1286
.sym 8738 $abc$56607$n2583
.sym 8739 $abc$56607$n875
.sym 8740 $abc$56607$n1285
.sym 8743 $abc$56607$n1271
.sym 8744 $abc$56607$n875
.sym 8745 $abc$56607$n1268_1
.sym 8746 $abc$56607$n1249
.sym 8749 $abc$56607$n1249
.sym 8750 $abc$56607$n1268_1
.sym 8751 $false
.sym 8752 $false
.sym 8755 $abc$56607$n2043
.sym 8756 I2C.is_ack
.sym 8757 $false
.sym 8758 $false
.sym 8761 $abc$56607$n1318
.sym 8762 $abc$56607$n1322
.sym 8763 $abc$56607$n877
.sym 8764 $false
.sym 8767 I2C.i2c_state_machine
.sym 8768 $abc$56607$n1321
.sym 8769 $abc$56607$n1317
.sym 8770 $false
.sym 8771 $true
.sym 8772 CLK$2$2
.sym 8773 $false
.sym 8774 $abc$56607$n1288
.sym 8775 $abc$56607$n1269
.sym 8776 $abc$56607$n1284
.sym 8777 $abc$56607$n1274
.sym 8778 $abc$56607$n1462
.sym 8779 $abc$56607$n1273
.sym 8780 $abc$56607$n1286
.sym 8781 I2C.i2c_state_machine
.sym 8810 $true
.sym 8847 $abc$56607$n2621$3
.sym 8848 $false
.sym 8849 $abc$56607$n2621
.sym 8850 $false
.sym 8851 $false
.sym 8853 $auto$alumacc.cc:470:replace_alu$12111.C[2]
.sym 8855 $false
.sym 8856 $abc$56607$n2518
.sym 8860 $false
.sym 8861 $false
.sym 8862 $abc$56607$n2604
.sym 8863 $auto$alumacc.cc:470:replace_alu$12111.C[2]
.sym 8866 $abc$56607$n360
.sym 8867 $abc$56607$n873_1
.sym 8868 $false
.sym 8869 $false
.sym 8872 KEYBOARD.init_ram_cnt[1]
.sym 8873 KEYBOARD.row_counter[0]
.sym 8874 KEYBOARD.row_counter[1]
.sym 8875 KEYBOARD.init_ram_cnt[8]
.sym 8878 $abc$56607$n2231
.sym 8879 KEYBOARD.init_ram_cnt[0]
.sym 8880 KEYBOARD.init_ram_cnt[8]
.sym 8881 $false
.sym 8884 $abc$56607$n2237
.sym 8885 KEYBOARD.init_ram_cnt[2]
.sym 8886 KEYBOARD.init_ram_cnt[8]
.sym 8887 $false
.sym 8890 $abc$56607$n28
.sym 8891 KEYBOARD.init_ram_cnt[3]
.sym 8892 KEYBOARD.init_ram_cnt[8]
.sym 8893 $false
.sym 8894 $abc$56607$n1462
.sym 8895 CLK$2$2
.sym 8896 $false
.sym 8897 $abc$56607$n898
.sym 8898 $abc$56607$n899
.sym 8899 $abc$56607$n25
.sym 8900 $abc$56607$n2519
.sym 8901 UART.tx_bit_counter[2]
.sym 8902 UART.tx_bit_counter[3]
.sym 8903 UART.tx_bit_counter[0]
.sym 8904 UART.tx_bit_counter[1]
.sym 8933 $true
.sym 8970 UART.tx_bit_counter[0]$2
.sym 8971 $false
.sym 8972 UART.tx_bit_counter[0]
.sym 8973 $false
.sym 8974 $false
.sym 8976 $auto$alumacc.cc:470:replace_alu$12200.C[2]
.sym 8978 UART.tx_bit_counter[1]
.sym 8979 $true$2
.sym 8982 $auto$alumacc.cc:470:replace_alu$12200.C[3]
.sym 8983 $false
.sym 8984 UART.tx_bit_counter[2]
.sym 8985 $true$2
.sym 8986 $auto$alumacc.cc:470:replace_alu$12200.C[2]
.sym 8989 $false
.sym 8990 UART.tx_bit_counter[3]
.sym 8991 $true$2
.sym 8992 $auto$alumacc.cc:470:replace_alu$12200.C[3]
.sym 8995 $abc$56607$n880
.sym 8996 $abc$56607$n358
.sym 8997 $abc$56607$n872
.sym 8998 $false
.sym 9001 $abc$56607$n2603
.sym 9002 $false
.sym 9003 $false
.sym 9004 $false
.sym 9007 $abc$56607$n873_1
.sym 9008 $abc$56607$n360
.sym 9009 $false
.sym 9010 $false
.sym 9013 I2C.FLT_SDA.out
.sym 9014 $false
.sym 9015 $false
.sym 9016 $false
.sym 9017 $abc$56607$n1268
.sym 9018 CLK$2$2
.sym 9019 $false
.sym 9020 $abc$56607$n1302
.sym 9021 $abc$56607$n885
.sym 9022 $abc$56607$n1278
.sym 9024 $abc$56607$n1290
.sym 9025 $abc$56607$n882
.sym 9026 $abc$56607$n1297
.sym 9027 I2C.received_byte[6]
.sym 9094 $abc$56607$n1265
.sym 9095 $abc$56607$n1266
.sym 9096 $abc$56607$n360
.sym 9097 $false
.sym 9100 $abc$56607$n872
.sym 9101 $abc$56607$n882
.sym 9102 $false
.sym 9103 $false
.sym 9106 $abc$56607$n1262
.sym 9107 $abc$56607$n1263
.sym 9108 $abc$56607$n1264
.sym 9109 $abc$56607$n1267
.sym 9112 $abc$56607$n1050_1
.sym 9113 $abc$56607$n1054
.sym 9114 $abc$56607$n358
.sym 9115 $abc$56607$n880
.sym 9118 $abc$56607$n1042
.sym 9119 $abc$56607$n1046
.sym 9120 $abc$56607$n358
.sym 9121 $abc$56607$n880
.sym 9124 $abc$56607$n1048
.sym 9125 $abc$56607$n1056
.sym 9126 $abc$56607$n360
.sym 9127 $abc$56607$n885
.sym 9130 $abc$56607$n1044
.sym 9131 $abc$56607$n1052
.sym 9132 $abc$56607$n360
.sym 9133 $abc$56607$n882
.sym 9136 I2C.FLT_SDA.out
.sym 9137 $false
.sym 9138 $false
.sym 9139 $false
.sym 9140 $abc$56607$n1258
.sym 9141 CLK$2$2
.sym 9142 $false
.sym 9143 report_data_wr[1]
.sym 9144 report_data_wr[6]
.sym 9145 report_data_wr[0]
.sym 9146 report_data_wr[4]
.sym 9147 report_data_wr[3]
.sym 9148 report_data_wr[5]
.sym 9149 report_data_wr[7]
.sym 9150 report_data_wr[2]
.sym 9217 $false
.sym 9218 $false
.sym 9219 $abc$56607$n2621
.sym 9220 $true$2
.sym 9229 I2C_HID_DESC.VAL[6]
.sym 9230 REPORT_DATA.r_data[6]
.sym 9231 I2C_OUT_DESC_MASK[6]
.sym 9232 $false
.sym 9235 $abc$56607$n1490$2
.sym 9236 $false
.sym 9237 $false
.sym 9238 $false
.sym 9241 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 9242 $false
.sym 9243 $false
.sym 9244 $false
.sym 9247 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 9248 $false
.sym 9249 $false
.sym 9250 $false
.sym 9259 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 9260 $false
.sym 9261 $false
.sym 9262 $false
.sym 9263 $abc$56607$n1191
.sym 9264 CLK$2$2
.sym 9265 $abc$56607$n35$2
.sym 9266 $abc$56607$n1479
.sym 9267 $abc$56607$n1093
.sym 9268 $abc$56607$n751
.sym 9269 $abc$56607$n1537
.sym 9270 $abc$56607$n1097
.sym 9271 $2\I2C_OUT_DESC_MASK[7:0][7]
.sym 9272 I2C_OUTPUT_TYPE[2]
.sym 9273 I2C_OUTPUT_TYPE[1]
.sym 9340 $abc$56607$n10
.sym 9341 $false
.sym 9342 $false
.sym 9343 $false
.sym 9346 $abc$56607$n664
.sym 9347 $abc$56607$n665
.sym 9348 $abc$56607$n2495
.sym 9349 $abc$56607$n2509
.sym 9352 $false
.sym 9353 $false
.sym 9354 I2C.byte_counter[0]
.sym 9355 $false
.sym 9358 I2C_HID_DESC.VAL[2]
.sym 9359 REPORT_DATA.r_data[2]
.sym 9360 I2C_OUT_DESC_MASK[2]
.sym 9361 $false
.sym 9364 I2C_HID_DESC.VAL[1]
.sym 9365 REPORT_DATA.r_data[1]
.sym 9366 I2C_OUT_DESC_MASK[1]
.sym 9367 $false
.sym 9370 $abc$56607$n659
.sym 9371 $abc$56607$n662
.sym 9372 $abc$56607$n2509
.sym 9373 $abc$56607$n2495
.sym 9376 I2C_HID_DESC.VAL[3]
.sym 9377 REPORT_DATA.r_data[3]
.sym 9378 I2C_OUT_DESC_MASK[3]
.sym 9379 $false
.sym 9382 $abc$56607$n658
.sym 9383 $abc$56607$n2229
.sym 9384 $abc$56607$n663
.sym 9385 UART.tx_activity
.sym 9386 $abc$56607$n1320
.sym 9387 CLK$2$2
.sym 9388 $false
.sym 9389 $abc$56607$n828
.sym 9390 $abc$56607$n825
.sym 9391 $abc$56607$n856
.sym 9392 $abc$56607$n860
.sym 9393 $abc$56607$n1512_1
.sym 9394 $abc$56607$n1513
.sym 9395 I2C_INPUT_LEN[0]
.sym 9396 I2C_INPUT_LEN[1]
.sym 9463 I2C_HID_DESC.VAL[4]
.sym 9464 REPORT_DATA.r_data[4]
.sym 9465 I2C_OUT_DESC_MASK[4]
.sym 9466 $false
.sym 9469 UART_TX_DATA[0]
.sym 9470 UART_TX_DATA[2]
.sym 9471 $abc$56607$n660
.sym 9472 $false
.sym 9475 UART_TX_DATA[4]
.sym 9476 UART_TX_DATA[6]
.sym 9477 $abc$56607$n660
.sym 9478 $false
.sym 9481 I2C_HID_DESC.VAL[0]
.sym 9482 REPORT_DATA.r_data[0]
.sym 9483 I2C_OUT_DESC_MASK[0]
.sym 9484 $false
.sym 9487 $abc$56607$n1042
.sym 9488 I2C.received_byte[0]
.sym 9489 I2C.is_read
.sym 9490 $false
.sym 9493 $abc$56607$n1046
.sym 9494 I2C.received_byte[2]
.sym 9495 I2C.is_read
.sym 9496 $false
.sym 9499 $abc$56607$n1054
.sym 9500 I2C.received_byte[6]
.sym 9501 I2C.is_read
.sym 9502 $false
.sym 9505 $abc$56607$n1050_1
.sym 9506 I2C.received_byte[4]
.sym 9507 I2C.is_read
.sym 9508 $false
.sym 9509 $abc$56607$n888
.sym 9510 CLK$2$2
.sym 9511 $abc$56607$n19
.sym 9512 $abc$56607$n829
.sym 9513 $abc$56607$n827
.sym 9514 $abc$56607$n1511_1
.sym 9515 $abc$56607$n826
.sym 9516 $abc$56607$n830
.sym 9517 $abc$56607$n841
.sym 9518 $abc$56607$n853
.sym 9519 $abc$56607$n854
.sym 9586 UART_TX_DATA[1]
.sym 9587 UART_TX_DATA[3]
.sym 9588 $abc$56607$n660
.sym 9589 $false
.sym 9592 I2C_INPUT_LEN[2]
.sym 9593 I2C_INPUT_LEN[1]
.sym 9594 I2C_INPUT_LEN[0]
.sym 9595 I2C_INPUT_LEN[3]
.sym 9598 I2C_INPUT_LEN[2]
.sym 9599 $false
.sym 9600 $false
.sym 9601 $false
.sym 9604 I2C_INPUT_LEN[3]
.sym 9605 $abc$56607$n858
.sym 9606 $abc$56607$n855
.sym 9607 $false
.sym 9610 UART_TX_DATA[5]
.sym 9611 UART_TX_DATA[7]
.sym 9612 $abc$56607$n660
.sym 9613 $false
.sym 9616 I2C_INPUT_LEN[2]
.sym 9617 I2C_INPUT_LEN[0]
.sym 9618 I2C_INPUT_LEN[1]
.sym 9619 $false
.sym 9622 $abc$56607$n1044
.sym 9623 I2C.received_byte[1]
.sym 9624 I2C.is_read
.sym 9625 $false
.sym 9628 $abc$56607$n1048
.sym 9629 I2C.received_byte[3]
.sym 9630 I2C.is_read
.sym 9631 $false
.sym 9632 $abc$56607$n888
.sym 9633 CLK$2$2
.sym 9634 $abc$56607$n19
.sym 9635 $abc$56607$n1180
.sym 9636 $abc$56607$n1500
.sym 9637 $abc$56607$n1499
.sym 9638 $abc$56607$n745
.sym 9639 $abc$56607$n988
.sym 9640 $abc$56607$n788
.sym 9641 $abc$56607$n19
.sym 9642 last_wr
.sym 9709 I2C.received_byte[2]
.sym 9710 $false
.sym 9711 $false
.sym 9712 $false
.sym 9715 $abc$56607$n769
.sym 9716 $abc$56607$n787
.sym 9717 $false
.sym 9718 $false
.sym 9721 $abc$56607$n769
.sym 9722 $abc$56607$n795
.sym 9723 $abc$56607$n1465
.sym 9724 $false
.sym 9727 $abc$56607$n21
.sym 9728 report_data_radr[0]
.sym 9729 $abc$56607$n742
.sym 9730 $false
.sym 9733 I2C.received_byte[7]
.sym 9734 $false
.sym 9735 $false
.sym 9736 $false
.sym 9739 I2C.received_byte[4]
.sym 9740 $false
.sym 9741 $false
.sym 9742 $false
.sym 9745 I2C.received_byte[1]
.sym 9746 $false
.sym 9747 $false
.sym 9748 $false
.sym 9751 $false
.sym 9752 $true$2
.sym 9753 report_data_radr[0]
.sym 9754 $false
.sym 9755 $abc$56607$n1050
.sym 9756 CLK$2$2
.sym 9757 $abc$56607$n21
.sym 9760 $abc$56607$n1908
.sym 9761 $abc$56607$n1911
.sym 9762 $abc$56607$n49
.sym 9763 $2\ring_wr[3:0][2]
.sym 9764 $abc$56607$n8
.sym 9838 I2C.received_byte[3]
.sym 9839 $false
.sym 9840 $false
.sym 9841 $false
.sym 9868 $abc$56607$n8
.sym 9869 $false
.sym 9870 $false
.sym 9871 $false
.sym 9874 $10\ring_rd[3:0][0]
.sym 9875 report_data_radr[1]
.sym 9876 $abc$56607$n21
.sym 9877 $false
.sym 9878 $abc$56607$n1039
.sym 9879 CLK$2$2
.sym 9880 $false
.sym 9881 $abc$56607$n1086
.sym 9882 $abc$56607$n1089
.sym 9883 $abc$56607$n765
.sym 9884 $abc$56607$n1087
.sym 9885 $abc$56607$n763
.sym 9886 $abc$56607$n1902
.sym 9887 $2\ring_wr[3:0][0]
.sym 9888 $abc$56607$n764
.sym 9961 ring_rd[2]
.sym 9962 $abc$56607$n1817
.sym 9963 $abc$56607$n763
.sym 9964 $false
.sym 9973 ring_rd[3]
.sym 9974 $abc$56607$n1820
.sym 9975 $abc$56607$n763
.sym 9976 $false
.sym 9985 I2C.SCLF
.sym 9986 $false
.sym 9987 $false
.sym 9988 $false
.sym 10001 $abc$56607$n1511
.sym 10002 CLK$2$2
.sym 10003 $abc$56607$n35$2
.sym 10004 $abc$56607$n1010
.sym 10007 $abc$56607$n1636
.sym 10008 $abc$56607$n1512
.sym 10009 $abc$56607$n2483
.sym 10010 I2C.FLT_SCL.counter[0]
.sym 10011 I2C.FLT_SCL.counter[1]
.sym 10040 $true
.sym 10077 I2C.FLT_SCL.counter[0]$2
.sym 10078 $false
.sym 10079 I2C.FLT_SCL.counter[0]
.sym 10080 $false
.sym 10081 $false
.sym 10083 $auto$alumacc.cc:470:replace_alu$12158.C[2]
.sym 10085 I2C.FLT_SCL.counter[1]
.sym 10086 $true$2
.sym 10090 $false
.sym 10091 I2C.FLT_SCL.counter[2]
.sym 10092 $true$2
.sym 10093 $auto$alumacc.cc:470:replace_alu$12158.C[2]
.sym 10096 I2C.FLT_SCL.counter[0]
.sym 10097 I2C.FLT_SCL.counter[1]
.sym 10098 I2C.FLT_SCL.counter[2]
.sym 10099 $false
.sym 10102 $abc$56607$n2484
.sym 10103 $abc$56607$n1010
.sym 10104 $false
.sym 10105 $false
.sym 10114 $abc$56607$n1009
.sym 10115 $abc$56607$n1639
.sym 10116 $false
.sym 10117 $false
.sym 10120 $abc$56607$n2484
.sym 10121 $false
.sym 10122 $false
.sym 10123 $false
.sym 10124 $abc$56607$n1512
.sym 10125 CLK$2$2
.sym 10126 $abc$56607$n35$2
.sym 10226 $abc$56607$n704
.sym 10227 $abc$56607$n1471
.sym 10228 $abc$56607$n677
.sym 10229 $abc$56607$n701
.sym 10230 $abc$56607$n676
.sym 10232 $abc$56607$n705
.sym 10301 $abc$56607$n1344
.sym 10302 $abc$56607$n697
.sym 10303 $abc$56607$n706
.sym 10304 $abc$56607$n1492_1
.sym 10307 $abc$56607$n702
.sym 10308 KEYBOARD.COLS_SHADOW[5]
.sym 10309 $false
.sym 10310 $false
.sym 10313 $abc$56607$n692
.sym 10314 KEYBOARD.COLS_SHADOW[6]
.sym 10315 $abc$56607$n693
.sym 10316 $false
.sym 10325 KEYBOARD.COLS_SHADOW[6]
.sym 10326 $abc$56607$n692
.sym 10327 $abc$56607$n693
.sym 10328 $abc$56607$n697
.sym 10331 $abc$56607$n708
.sym 10332 KEYBOARD.COLS_SHADOW[4]
.sym 10333 $abc$56607$n706
.sym 10334 $false
.sym 10337 $abc$56607$n692
.sym 10338 KEYBOARD.COLS_SHADOW[6]
.sym 10339 $abc$56607$n693
.sym 10340 $false
.sym 10343 $abc$56607$n702
.sym 10344 KEYBOARD.COLS_SHADOW[5]
.sym 10345 $abc$56607$n697
.sym 10346 $false
.sym 10347 $abc$56607$n1484
.sym 10348 CLK$2$2
.sym 10349 $abc$56607$n31$2
.sym 10354 $abc$56607$n718
.sym 10355 $abc$56607$n715
.sym 10356 $abc$56607$n721
.sym 10357 $abc$56607$n725
.sym 10358 $abc$56607$n1350
.sym 10359 $abc$56607$n720
.sym 10360 $abc$56607$n716
.sym 10361 $abc$56607$n27
.sym 10464 $abc$56607$n722
.sym 10465 KEYBOARD.COLS_SHADOW[2]
.sym 10466 $abc$56607$n723
.sym 10467 $false
.sym 10470 $abc$56607$n717
.sym 10471 KEYBOARD.COLS_SHADOW[1]
.sym 10472 $abc$56607$n709
.sym 10473 $false
.sym 10476 $abc$56607$n691
.sym 10477 $abc$56607$n708
.sym 10478 KEYBOARD.COLS_SHADOW[4]
.sym 10479 $abc$56607$n706
.sym 10482 $abc$56607$n1350
.sym 10483 $abc$56607$n709
.sym 10484 $abc$56607$n1347
.sym 10485 $false
.sym 10488 $abc$56607$n723
.sym 10489 $abc$56607$n1349
.sym 10490 $abc$56607$n1490_1
.sym 10491 $abc$56607$n1535_1
.sym 10494 $abc$56607$n1343
.sym 10495 $abc$56607$n678
.sym 10496 $abc$56607$n691
.sym 10497 $abc$56607$n2273
.sym 10500 $abc$56607$n709
.sym 10501 $abc$56607$n1343
.sym 10502 $abc$56607$n1347
.sym 10503 $abc$56607$n1535_1
.sym 10506 $abc$56607$n723
.sym 10507 $abc$56607$n1341
.sym 10508 $abc$56607$n1490_1
.sym 10509 $abc$56607$n1535_1
.sym 10510 $abc$56607$n1490$2
.sym 10511 CLK$2$2
.sym 10512 $false
.sym 10513 $abc$56607$n728
.sym 10514 $abc$56607$n1535_1
.sym 10515 $abc$56607$n714
.sym 10516 $abc$56607$n678
.sym 10517 KEYBOARD.temp[3]
.sym 10518 KEYBOARD.temp[1]
.sym 10519 KEYBOARD.temp[7]
.sym 10520 KEYBOARD.temp[0]
.sym 10587 KEYBOARD.RAM.r_data[5]
.sym 10588 KEYBOARD.temp[5]
.sym 10589 $abc$56607$n703
.sym 10590 $false
.sym 10593 KEYBOARD.RAM.r_data[0]
.sym 10594 KEYBOARD.temp[0]
.sym 10595 $abc$56607$n703
.sym 10596 $false
.sym 10599 $abc$56607$n686
.sym 10600 $abc$56607$n690
.sym 10601 $false
.sym 10602 $false
.sym 10605 KEYBOARD.RAM.r_data[6]
.sym 10606 KEYBOARD.temp[6]
.sym 10607 $abc$56607$n686
.sym 10608 $abc$56607$n690
.sym 10611 KEYBOARD.RAM.r_data[7]
.sym 10612 KEYBOARD.temp[7]
.sym 10613 $abc$56607$n686
.sym 10614 $abc$56607$n690
.sym 10617 KEYBOARD.RAM.r_data[4]
.sym 10618 KEYBOARD.temp[4]
.sym 10619 $abc$56607$n686
.sym 10620 $abc$56607$n690
.sym 10623 $abc$56607$n722
.sym 10624 KEYBOARD.COLS_SHADOW[2]
.sym 10625 $abc$56607$n723
.sym 10626 $false
.sym 10629 KEYBOARD.COLS_SHADOW[4]
.sym 10630 $abc$56607$n708
.sym 10631 $abc$56607$n706
.sym 10632 $false
.sym 10633 $abc$56607$n1484
.sym 10634 CLK$2$2
.sym 10635 $abc$56607$n31$2
.sym 10636 $abc$56607$n1367
.sym 10637 $abc$56607$n1484
.sym 10638 $abc$56607$n1373
.sym 10641 KEYBOARD.report[0][4]
.sym 10642 KEYBOARD.report[0][7]
.sym 10643 KEYBOARD.report[0][1]
.sym 10710 KEYBOARD.RAM.r_data[2]
.sym 10711 KEYBOARD.temp[2]
.sym 10712 $abc$56607$n703
.sym 10713 $false
.sym 10716 $abc$56607$n1268_1
.sym 10717 $abc$56607$n1249
.sym 10718 $false
.sym 10719 $false
.sym 10722 KEYBOARD.RAM.r_data[3]
.sym 10723 KEYBOARD.temp[3]
.sym 10724 $abc$56607$n703
.sym 10725 $false
.sym 10728 $abc$56607$n33$2
.sym 10729 $abc$56607$n994
.sym 10730 $abc$56607$n1490$2
.sym 10731 I2C.FLT_SCL.RESET
.sym 10734 KEYBOARD.RAM.r_data[1]
.sym 10735 KEYBOARD.temp[1]
.sym 10736 $abc$56607$n703
.sym 10737 $false
.sym 10740 $abc$56607$n1271
.sym 10741 $abc$56607$n1282
.sym 10742 $false
.sym 10743 $false
.sym 10746 $abc$56607$n923
.sym 10747 $abc$56607$n994
.sym 10748 $false
.sym 10749 $false
.sym 10756 $abc$56607$n1470
.sym 10757 CLK$2$2
.sym 10758 $abc$56607$n31$2
.sym 10759 $abc$56607$n959
.sym 10760 $abc$56607$n927
.sym 10761 $abc$56607$n915
.sym 10762 $abc$56607$n1369
.sym 10763 $abc$56607$n1371
.sym 10764 KEYBOARD.report[0][0]
.sym 10765 KEYBOARD.report[0][2]
.sym 10766 KEYBOARD.report[0][3]
.sym 10833 $abc$56607$n1282
.sym 10834 $abc$56607$n874
.sym 10835 I2C.i2c_state_machine
.sym 10836 $abc$56607$n1272
.sym 10839 $abc$56607$n1271
.sym 10840 $abc$56607$n1268_1
.sym 10841 $abc$56607$n1249
.sym 10842 $false
.sym 10845 $abc$56607$n1249
.sym 10846 $abc$56607$n1271
.sym 10847 $abc$56607$n1268_1
.sym 10848 $false
.sym 10851 I2C.FLT_SCL.out
.sym 10852 I2C.FLT_SDA.out
.sym 10853 $abc$56607$n14
.sym 10854 I2C.SDA_DIR
.sym 10857 $abc$56607$n1272
.sym 10858 $abc$56607$n1270
.sym 10859 $abc$56607$n1261
.sym 10860 $abc$56607$n1269
.sym 10863 $abc$56607$n1269
.sym 10864 $abc$56607$n1282
.sym 10865 $abc$56607$n1314
.sym 10866 $abc$56607$n1273
.sym 10869 I2C.FLT_SDA.out
.sym 10870 $false
.sym 10871 $false
.sym 10872 $false
.sym 10875 $abc$56607$n1260
.sym 10876 $abc$56607$n1273
.sym 10877 $abc$56607$n1281
.sym 10878 $false
.sym 10879 $true
.sym 10880 CLK$2$2
.sym 10881 $false
.sym 10882 $abc$56607$n997
.sym 10883 $abc$56607$n1457
.sym 10884 $abc$56607$n943
.sym 10885 $abc$56607$n922
.sym 10886 $abc$56607$n920
.sym 10887 $abc$56607$n921
.sym 10888 $abc$56607$n1490
.sym 10889 KEYBOARD.report[6][2]
.sym 10956 $abc$56607$n1280
.sym 10957 $abc$56607$n1487
.sym 10958 $abc$56607$n877
.sym 10959 I2C.received_byte[0]
.sym 10962 $abc$56607$n875
.sym 10963 $abc$56607$n877
.sym 10964 $false
.sym 10965 $false
.sym 10968 $abc$56607$n1285
.sym 10969 $abc$56607$n1286
.sym 10970 $abc$56607$n1269
.sym 10971 $false
.sym 10974 $abc$56607$n1278_1
.sym 10975 $abc$56607$n1487
.sym 10976 $false
.sym 10977 $false
.sym 10980 $abc$56607$n33$2
.sym 10981 $abc$56607$n1490$2
.sym 10982 $abc$56607$n1484
.sym 10983 $false
.sym 10986 $abc$56607$n1274
.sym 10987 $abc$56607$n874
.sym 10988 $abc$56607$n1280
.sym 10989 $false
.sym 10992 $abc$56607$n14
.sym 10993 I2C.FLT_SCL.out
.sym 10994 I2C.SDA_DIR
.sym 10995 I2C.FLT_SDA.out
.sym 10998 $abc$56607$n1280
.sym 10999 $abc$56607$n1274
.sym 11000 $abc$56607$n874
.sym 11001 $abc$56607$n1284
.sym 11002 $true
.sym 11003 CLK$2$2
.sym 11004 $abc$56607$n35$2
.sym 11005 $abc$56607$n1483_1
.sym 11007 $abc$56607$n1482
.sym 11008 $abc$56607$n1148
.sym 11009 $abc$56607$n1177
.sym 11011 $abc$56607$n1484_1
.sym 11012 I2C.is_read
.sym 11079 UART.tx_bit_counter[3]
.sym 11080 $abc$56607$n899
.sym 11081 $false
.sym 11082 $false
.sym 11085 UART.tx_bit_counter[0]
.sym 11086 UART.tx_bit_counter[1]
.sym 11087 UART.tx_bit_counter[2]
.sym 11088 UART.tx_activity
.sym 11091 UART.tx_activity
.sym 11092 $false
.sym 11093 $false
.sym 11094 $false
.sym 11097 $false
.sym 11098 UART.tx_bit_counter[0]
.sym 11099 $false
.sym 11100 $true$2
.sym 11103 $abc$56607$n2603
.sym 11104 $false
.sym 11105 $false
.sym 11106 $false
.sym 11109 $abc$56607$n2605
.sym 11110 $false
.sym 11111 $false
.sym 11112 $false
.sym 11115 $abc$56607$n2519
.sym 11116 $false
.sym 11117 $false
.sym 11118 $false
.sym 11121 $abc$56607$n2518
.sym 11122 $false
.sym 11123 $false
.sym 11124 $false
.sym 11125 $abc$56607$n1320
.sym 11126 CLK$2$2
.sym 11127 $abc$56607$n25
.sym 11128 $abc$56607$n1533
.sym 11129 $abc$56607$n1525
.sym 11130 $abc$56607$n1519
.sym 11131 $abc$56607$n1546
.sym 11132 $abc$56607$n1520_1
.sym 11133 $abc$56607$n1526_1
.sym 11135 I2C.received_byte[5]
.sym 11202 $abc$56607$n887
.sym 11203 $abc$56607$n885
.sym 11204 $false
.sym 11205 $false
.sym 11208 $abc$56607$n880
.sym 11209 $abc$56607$n358
.sym 11210 $false
.sym 11211 $false
.sym 11214 $abc$56607$n872
.sym 11215 $abc$56607$n885
.sym 11216 $false
.sym 11217 $false
.sym 11226 $abc$56607$n887
.sym 11227 $abc$56607$n882
.sym 11228 $false
.sym 11229 $false
.sym 11232 $abc$56607$n880
.sym 11233 $abc$56607$n358
.sym 11234 $false
.sym 11235 $false
.sym 11238 $abc$56607$n880
.sym 11239 $abc$56607$n358
.sym 11240 $abc$56607$n887
.sym 11241 $false
.sym 11244 I2C.FLT_SDA.out
.sym 11245 $false
.sym 11246 $false
.sym 11247 $false
.sym 11248 $abc$56607$n1297
.sym 11249 CLK$2$2
.sym 11250 $false
.sym 11251 $abc$56607$n1315
.sym 11253 $abc$56607$n1278_1
.sym 11254 $abc$56607$n1279
.sym 11255 $abc$56607$n1320
.sym 11256 $abc$56607$n1129
.sym 11257 $abc$56607$n23
.sym 11258 I2C.received_byte[7]
.sym 11325 $abc$56607$n1132
.sym 11326 $abc$56607$n670
.sym 11327 $false
.sym 11328 $false
.sym 11331 $abc$56607$n1526_1
.sym 11332 $abc$56607$n1525
.sym 11333 $abc$56607$n1116
.sym 11334 $false
.sym 11337 $abc$56607$n1520_1
.sym 11338 $abc$56607$n1519
.sym 11339 $abc$56607$n1116
.sym 11340 $false
.sym 11343 $abc$56607$n1484_1
.sym 11344 $abc$56607$n1177
.sym 11345 $abc$56607$n1129
.sym 11346 $false
.sym 11349 $abc$56607$n1524_1
.sym 11350 $abc$56607$n1130
.sym 11351 $abc$56607$n1483_1
.sym 11352 $abc$56607$n670
.sym 11355 $abc$56607$n1485
.sym 11356 $abc$56607$n1188
.sym 11357 $abc$56607$n1129
.sym 11358 $false
.sym 11361 $abc$56607$n1129
.sym 11362 $abc$56607$n1546
.sym 11363 $abc$56607$n1533
.sym 11364 $abc$56607$n1116
.sym 11367 $abc$56607$n1148
.sym 11368 $abc$56607$n1482
.sym 11369 $abc$56607$n1116
.sym 11370 $abc$56607$n1129
.sym 11371 $abc$56607$n1018$2
.sym 11372 CLK$2$2
.sym 11373 $abc$56607$n23
.sym 11374 $abc$56607$n1536_1
.sym 11375 $abc$56607$n1544_1
.sym 11376 $abc$56607$n1542
.sym 11377 $abc$56607$n812
.sym 11378 $abc$56607$n833
.sym 11379 $abc$56607$n1543
.sym 11380 $abc$56607$n816_1
.sym 11381 I2C.received_byte[3]
.sym 11448 $abc$56607$n1478
.sym 11449 $abc$56607$n1095
.sym 11450 I2C_OUTPUT_TYPE[2]
.sym 11451 $false
.sym 11454 I2C_OUTPUT_TYPE[0]
.sym 11455 $abc$56607$n1478
.sym 11456 $abc$56607$n1096
.sym 11457 $abc$56607$n1095
.sym 11460 I2C_OUTPUT_TYPE[2]
.sym 11461 I2C_OUTPUT_TYPE[1]
.sym 11462 I2C_OUTPUT_TYPE[0]
.sym 11463 $false
.sym 11466 $abc$56607$n841
.sym 11467 $abc$56607$n809
.sym 11468 I2C.FLT_SCL.RESET
.sym 11469 $abc$56607$n815_1
.sym 11472 I2C_OUTPUT_TYPE[1]
.sym 11473 $abc$56607$n1478
.sym 11474 $abc$56607$n1095
.sym 11475 $abc$56607$n1096
.sym 11478 $abc$56607$n1479
.sym 11479 $abc$56607$n1093
.sym 11480 $abc$56607$n1097
.sym 11481 $abc$56607$n1099_1
.sym 11484 $abc$56607$n1479
.sym 11485 $abc$56607$n1099_1
.sym 11486 $false
.sym 11487 $false
.sym 11490 $abc$56607$n1097
.sym 11491 $abc$56607$n1099_1
.sym 11492 $false
.sym 11493 $false
.sym 11494 $abc$56607$n1191
.sym 11495 CLK$2$2
.sym 11496 $abc$56607$n35$2
.sym 11497 $abc$56607$n1081
.sym 11498 $abc$56607$n1541_1
.sym 11499 $abc$56607$n1082
.sym 11500 $abc$56607$n1078
.sym 11501 $abc$56607$n835
.sym 11502 $abc$56607$n834
.sym 11503 $abc$56607$n1074
.sym 11504 $abc$56607$n1079
.sym 11571 I2C.received_byte[7]
.sym 11572 I2C.received_byte[6]
.sym 11573 $false
.sym 11574 $false
.sym 11577 $abc$56607$n826
.sym 11578 $abc$56607$n822
.sym 11579 $abc$56607$n829
.sym 11580 $abc$56607$n809
.sym 11583 I2C_INPUT_LEN[1]
.sym 11584 $abc$56607$n854
.sym 11585 I2C_INPUT_LEN[0]
.sym 11586 $abc$56607$n815_1
.sym 11589 I2C_INPUT_LEN[1]
.sym 11590 I2C_INPUT_LEN[0]
.sym 11591 $abc$56607$n854
.sym 11592 $abc$56607$n822
.sym 11595 $abc$56607$n815_1
.sym 11596 $abc$56607$n857
.sym 11597 $abc$56607$n2577
.sym 11598 $abc$56607$n860
.sym 11601 $abc$56607$n809
.sym 11602 $abc$56607$n1511_1
.sym 11603 $abc$56607$n856
.sym 11604 $abc$56607$n1512_1
.sym 11607 $false
.sym 11608 I2C.byte_counter[0]
.sym 11609 $false
.sym 11610 $true$2
.sym 11613 I2C.byte_counter[0]
.sym 11614 I2C.byte_counter[1]
.sym 11615 $false
.sym 11616 $false
.sym 11617 $abc$56607$n1180
.sym 11618 CLK$2$2
.sym 11619 $abc$56607$n35$2
.sym 11620 $abc$56607$n1072
.sym 11621 $abc$56607$n836
.sym 11622 $abc$56607$n741
.sym 11623 $abc$56607$n1084
.sym 11624 $abc$56607$n776
.sym 11625 $abc$56607$n888
.sym 11626 $abc$56607$n1155
.sym 11627 report_wr_en
.sym 11694 $abc$56607$n830
.sym 11695 I2C.received_byte[2]
.sym 11696 $abc$56607$n827
.sym 11697 $false
.sym 11700 I2C.received_byte[3]
.sym 11701 I2C.received_byte[4]
.sym 11702 I2C.received_byte[5]
.sym 11703 $abc$56607$n828
.sym 11706 $abc$56607$n855
.sym 11707 $abc$56607$n861
.sym 11708 $abc$56607$n853
.sym 11709 i2c_input_data_type[0]
.sym 11712 I2C.received_byte[1]
.sym 11713 I2C.received_byte[2]
.sym 11714 $abc$56607$n827
.sym 11715 I2C.received_byte[0]
.sym 11718 I2C.received_byte[0]
.sym 11719 I2C.received_byte[1]
.sym 11720 i2c_input_data_type[0]
.sym 11721 $false
.sym 11724 I2C.received_byte[0]
.sym 11725 $abc$56607$n827
.sym 11726 I2C.received_byte[1]
.sym 11727 I2C.received_byte[2]
.sym 11730 I2C_INPUT_LEN[0]
.sym 11731 $abc$56607$n854
.sym 11732 I2C_INPUT_LEN[1]
.sym 11733 $false
.sym 11736 I2C_INPUT_LEN[3]
.sym 11737 I2C_INPUT_LEN[2]
.sym 11738 $abc$56607$n855
.sym 11739 $false
.sym 11743 $abc$56607$n870
.sym 11744 $2\uart_double_ff[0:0]
.sym 11745 $abc$56607$n747
.sym 11746 $abc$56607$n819
.sym 11747 $abc$56607$n1218
.sym 11748 $abc$56607$n1221
.sym 11749 $abc$56607$n1236
.sym 11750 last_trans
.sym 11817 $abc$56607$n742
.sym 11818 $abc$56607$n769
.sym 11819 $false
.sym 11820 $false
.sym 11823 $abc$56607$n19
.sym 11824 $abc$56607$n1499
.sym 11825 I2C.is_read
.sym 11826 $abc$56607$n742
.sym 11829 $abc$56607$n751
.sym 11830 $abc$56607$n2569
.sym 11831 $abc$56607$n747
.sym 11832 $false
.sym 11835 last_wr
.sym 11836 I2C.wr
.sym 11837 $false
.sym 11838 $false
.sym 11841 $abc$56607$n742
.sym 11842 $abc$56607$n667
.sym 11843 $abc$56607$n19
.sym 11844 $false
.sym 11847 $abc$56607$n751
.sym 11848 I2C.is_read
.sym 11849 $false
.sym 11850 $false
.sym 11853 I2C.wr
.sym 11854 last_wr
.sym 11855 $false
.sym 11856 $false
.sym 11859 I2C.wr
.sym 11860 $false
.sym 11861 $false
.sym 11862 $false
.sym 11863 $abc$56607$n1218
.sym 11864 CLK$2$2
.sym 11865 $false
.sym 11866 $3\report_wr_en[0:0]
.sym 11867 $abc$56607$n992
.sym 11869 $2\ring_wr[3:0][3]
.sym 11870 ring_wr[1]
.sym 11871 ring_wr[2]
.sym 11872 ring_wr[0]
.sym 11873 ring_wr[3]
.sym 11902 $true
.sym 11939 ring_wr[0]$2
.sym 11940 $false
.sym 11941 ring_wr[0]
.sym 11942 $false
.sym 11943 $false
.sym 11945 $auto$alumacc.cc:470:replace_alu$12132.C[2]
.sym 11947 $false
.sym 11948 ring_wr[1]
.sym 11951 $auto$alumacc.cc:470:replace_alu$12132.C[3]
.sym 11952 $false
.sym 11953 $false
.sym 11954 ring_wr[2]
.sym 11955 $auto$alumacc.cc:470:replace_alu$12132.C[2]
.sym 11957 $auto$alumacc.cc:470:replace_alu$12132.C[4]
.sym 11958 $false
.sym 11959 $false
.sym 11960 ring_wr[3]
.sym 11961 $auto$alumacc.cc:470:replace_alu$12132.C[3]
.sym 11964 $false
.sym 11965 $false
.sym 11966 $false
.sym 11967 $auto$alumacc.cc:470:replace_alu$12132.C[4]
.sym 11970 ring_wr[2]
.sym 11971 $abc$56607$n1908
.sym 11972 $abc$56607$n1089
.sym 11973 $false
.sym 11976 $true$2
.sym 11977 $false
.sym 11978 $false
.sym 11979 $false
.sym 11986 $abc$56607$n988
.sym 11987 CLK$2$2
.sym 11988 $false
.sym 11996 $2\ring_wr[3:0][1]
.sym 12063 $abc$56607$n49
.sym 12064 ring_rd[3]
.sym 12065 $abc$56607$n1911
.sym 12066 $abc$56607$n1087
.sym 12069 $abc$56607$n764
.sym 12070 ring_wr[0]
.sym 12071 $abc$56607$n1086
.sym 12072 $false
.sym 12075 ring_rd[0]
.sym 12076 ring_wr[0]
.sym 12077 ring_rd[3]
.sym 12078 ring_wr[3]
.sym 12081 ring_rd[0]
.sym 12082 $abc$56607$n1902
.sym 12083 ring_rd[2]
.sym 12084 $abc$56607$n1908
.sym 12087 ring_rd[2]
.sym 12088 ring_wr[2]
.sym 12089 $abc$56607$n764
.sym 12090 $abc$56607$n765
.sym 12093 $false
.sym 12094 $true$2
.sym 12095 ring_wr[0]
.sym 12096 $false
.sym 12099 $abc$56607$n764
.sym 12100 $abc$56607$n1086
.sym 12101 ring_wr[0]
.sym 12102 $abc$56607$n1902
.sym 12105 ring_rd[1]
.sym 12106 ring_wr[1]
.sym 12107 $false
.sym 12108 $false
.sym 12114 $abc$56607$n1544
.sym 12115 $abc$56607$n1545
.sym 12116 $abc$56607$n31
.sym 12117 $abc$56607$n897
.sym 12118 UART.tx_clk_counter[2]
.sym 12119 UART.tx_clk_counter[3]
.sym 12186 $abc$56607$n2483
.sym 12187 $abc$56607$n1636
.sym 12188 I2C.FLT_SCL.out
.sym 12189 I2C.SCLF
.sym 12204 $false
.sym 12205 I2C.FLT_SCL.counter[0]
.sym 12206 $false
.sym 12207 $true$2
.sym 12210 I2C.FLT_SCL.out
.sym 12211 I2C.SCLF
.sym 12212 $abc$56607$n1009
.sym 12213 $false
.sym 12216 I2C.FLT_SCL.counter[0]
.sym 12217 I2C.FLT_SCL.counter[1]
.sym 12218 $false
.sym 12219 $false
.sym 12222 $abc$56607$n1009
.sym 12223 $abc$56607$n1636
.sym 12224 $false
.sym 12225 $false
.sym 12228 $abc$56607$n2483
.sym 12229 $false
.sym 12230 $false
.sym 12231 $false
.sym 12232 $abc$56607$n1512
.sym 12233 CLK$2$2
.sym 12234 $abc$56607$n35$2
.sym 12309 $abc$56607$n1471
.sym 12335 KEYBOARD.COLS_SHADOW[4]
.sym 12336 KEYBOARD.COLS_SHADOW[3]
.sym 12337 KEYBOARD.COLS_SHADOW[0]
.sym 12339 KEYBOARD.COLS_SHADOW[7]
.sym 12340 KEYBOARD.COLS_SHADOW[2]
.sym 12341 KEYBOARD.COLS_SHADOW[1]
.sym 12342 KEYBOARD.COLS_SHADOW[5]
.sym 12410 $abc$56607$n705
.sym 12411 $abc$56607$n709
.sym 12412 $abc$56607$n711
.sym 12413 $false
.sym 12416 $abc$56607$n33$2
.sym 12417 $abc$56607$n1490$2
.sym 12418 $false
.sym 12419 $false
.sym 12422 $abc$56607$n678
.sym 12423 $abc$56607$n691
.sym 12424 KEYBOARD.is_pressed
.sym 12425 $abc$56607$n696
.sym 12428 $abc$56607$n702
.sym 12429 KEYBOARD.is_pressed
.sym 12430 KEYBOARD.COLS_SHADOW[5]
.sym 12431 $abc$56607$n697
.sym 12434 $abc$56607$n677
.sym 12435 $abc$56607$n701
.sym 12436 $abc$56607$n714
.sym 12437 $abc$56607$n704
.sym 12446 $abc$56607$n708
.sym 12447 KEYBOARD.is_pressed
.sym 12448 KEYBOARD.COLS_SHADOW[4]
.sym 12449 $abc$56607$n706
.sym 12461 KBD_COLUMNS[4]$2
.sym 12465 $abc$56607$n1635
.sym 12466 $abc$56607$n2244
.sym 12467 $abc$56607$n1003
.sym 12468 $abc$56607$n2481
.sym 12469 KEYBOARD.is_pressed
.sym 12573 $abc$56607$n719
.sym 12574 KEYBOARD.COLS_SHADOW[3]
.sym 12575 KEYBOARD.is_pressed
.sym 12576 $abc$56607$n711
.sym 12579 $abc$56607$n716
.sym 12580 $abc$56607$n718
.sym 12581 $false
.sym 12582 $false
.sym 12585 $abc$56607$n722
.sym 12586 KEYBOARD.COLS_SHADOW[2]
.sym 12587 KEYBOARD.is_pressed
.sym 12588 $abc$56607$n723
.sym 12591 $abc$56607$n726
.sym 12592 KEYBOARD.COLS_SHADOW[0]
.sym 12593 KEYBOARD.is_pressed
.sym 12594 $abc$56607$n727
.sym 12597 $abc$56607$n719
.sym 12598 KEYBOARD.COLS_SHADOW[3]
.sym 12599 $abc$56607$n711
.sym 12600 $false
.sym 12603 $abc$56607$n721
.sym 12604 $abc$56607$n725
.sym 12605 $false
.sym 12606 $false
.sym 12609 $abc$56607$n717
.sym 12610 KEYBOARD.COLS_SHADOW[1]
.sym 12611 KEYBOARD.is_pressed
.sym 12612 $abc$56607$n709
.sym 12615 $abc$56607$n676
.sym 12616 $abc$56607$n715
.sym 12617 $abc$56607$n728
.sym 12618 $abc$56607$n720
.sym 12622 $abc$56607$n709
.sym 12623 $abc$56607$n679
.sym 12624 $abc$56607$n710
.sym 12625 $abc$56607$n693
.sym 12626 $abc$56607$n723
.sym 12627 $abc$56607$n727
.sym 12628 $abc$56607$n724
.sym 12629 KEYBOARD.row_counter[3]
.sym 12696 $abc$56607$n723
.sym 12697 $abc$56607$n727
.sym 12698 $false
.sym 12699 $false
.sym 12702 KEYBOARD.COLS_SHADOW[0]
.sym 12703 $abc$56607$n726
.sym 12704 $abc$56607$n727
.sym 12705 $false
.sym 12708 KEYBOARD.COLS_SHADOW[7]
.sym 12709 $abc$56607$n685
.sym 12710 $abc$56607$n679
.sym 12711 $abc$56607$n706
.sym 12714 $abc$56607$n685
.sym 12715 KEYBOARD.COLS_SHADOW[7]
.sym 12716 $abc$56607$n679
.sym 12717 $false
.sym 12720 $abc$56607$n719
.sym 12721 KEYBOARD.COLS_SHADOW[3]
.sym 12722 $abc$56607$n711
.sym 12723 $false
.sym 12726 $abc$56607$n717
.sym 12727 KEYBOARD.COLS_SHADOW[1]
.sym 12728 $abc$56607$n709
.sym 12729 $false
.sym 12732 KEYBOARD.COLS_SHADOW[7]
.sym 12733 $abc$56607$n685
.sym 12734 $abc$56607$n679
.sym 12735 $false
.sym 12738 $abc$56607$n726
.sym 12739 KEYBOARD.COLS_SHADOW[0]
.sym 12740 $abc$56607$n727
.sym 12741 $false
.sym 12742 $abc$56607$n1484
.sym 12743 CLK$2$2
.sym 12744 $abc$56607$n31$2
.sym 12747 $abc$56607$n2237
.sym 12748 $abc$56607$n28
.sym 12749 $abc$56607$n2250
.sym 12750 $abc$56607$n2463
.sym 12751 KEYBOARD.report[6][0]
.sym 12752 KEYBOARD.report[6][3]
.sym 12819 KEYBOARD.kbd_code_hid[2]
.sym 12820 KEYBOARD.kbd_code_hid[1]
.sym 12821 KEYBOARD.kbd_code_hid[0]
.sym 12822 $false
.sym 12825 $abc$56607$n923
.sym 12826 I2C.FLT_SCL.RESET
.sym 12827 $false
.sym 12828 $false
.sym 12831 KEYBOARD.kbd_code_hid[1]
.sym 12832 KEYBOARD.kbd_code_hid[0]
.sym 12833 KEYBOARD.kbd_code_hid[2]
.sym 12834 $false
.sym 12849 $abc$56607$n27
.sym 12850 KEYBOARD.report[0][4]
.sym 12851 $abc$56607$n1373
.sym 12852 $false
.sym 12855 $abc$56607$n27
.sym 12856 KEYBOARD.report[0][7]
.sym 12857 $abc$56607$n918
.sym 12858 $false
.sym 12861 $abc$56607$n27
.sym 12862 KEYBOARD.report[0][1]
.sym 12863 $abc$56607$n1367
.sym 12864 $false
.sym 12865 $abc$56607$n1457
.sym 12866 CLK$2$2
.sym 12867 $abc$56607$n35$2
.sym 12868 $abc$56607$n989
.sym 12869 $abc$56607$n926
.sym 12870 $abc$56607$n1450
.sym 12871 $abc$56607$n904
.sym 12872 $abc$56607$n1483
.sym 12873 $abc$56607$n975
.sym 12874 $abc$56607$n905
.sym 12875 KEYBOARD.isr
.sym 12942 $abc$56607$n915
.sym 12943 KEYBOARD.init_ram_cnt[8]
.sym 12944 I2C.FLT_SCL.RESET
.sym 12945 $false
.sym 12948 $abc$56607$n915
.sym 12949 I2C.FLT_SCL.RESET
.sym 12950 KEYBOARD.init_ram_cnt[8]
.sym 12951 $false
.sym 12954 $abc$56607$n916
.sym 12955 $abc$56607$n920
.sym 12956 $abc$56607$n923
.sym 12957 $false
.sym 12960 KEYBOARD.kbd_code_hid[2]
.sym 12961 KEYBOARD.kbd_code_hid[0]
.sym 12962 KEYBOARD.kbd_code_hid[1]
.sym 12963 $false
.sym 12966 KEYBOARD.kbd_code_hid[2]
.sym 12967 KEYBOARD.kbd_code_hid[1]
.sym 12968 KEYBOARD.kbd_code_hid[0]
.sym 12969 $false
.sym 12972 $abc$56607$n27
.sym 12973 KEYBOARD.report[0][0]
.sym 12974 $abc$56607$n921
.sym 12975 $false
.sym 12978 $abc$56607$n27
.sym 12979 KEYBOARD.report[0][2]
.sym 12980 $abc$56607$n1369
.sym 12981 $false
.sym 12984 $abc$56607$n27
.sym 12985 KEYBOARD.report[0][3]
.sym 12986 $abc$56607$n1371
.sym 12987 $false
.sym 12988 $abc$56607$n1457
.sym 12989 CLK$2$2
.sym 12990 $abc$56607$n35$2
.sym 12991 $abc$56607$n909
.sym 12992 $abc$56607$n910
.sym 12993 $abc$56607$n1522
.sym 12994 $abc$56607$n1515_1
.sym 12995 KEYBOARD.report[1][2]
.sym 12996 KEYBOARD.report[1][0]
.sym 12997 KEYBOARD.report[1][5]
.sym 12998 KEYBOARD.report[1][3]
.sym 13065 $abc$56607$n920
.sym 13066 $abc$56607$n916
.sym 13067 $abc$56607$n943
.sym 13068 I2C.FLT_SCL.RESET
.sym 13071 $abc$56607$n920
.sym 13072 $abc$56607$n916
.sym 13073 $abc$56607$n943
.sym 13074 I2C.FLT_SCL.RESET
.sym 13077 $abc$56607$n923
.sym 13078 KEYBOARD.init_ram_cnt[8]
.sym 13079 $false
.sym 13080 $false
.sym 13083 KEYBOARD.kbd_code_hid[7]
.sym 13084 KEYBOARD.kbd_code_hid[6]
.sym 13085 KEYBOARD.kbd_code_hid[4]
.sym 13086 KEYBOARD.kbd_code_hid[5]
.sym 13089 KEYBOARD.kbd_code_hid[3]
.sym 13090 $abc$56607$n922
.sym 13091 $abc$56607$n921
.sym 13092 $false
.sym 13095 KEYBOARD.kbd_code_hid[2]
.sym 13096 KEYBOARD.kbd_code_hid[1]
.sym 13097 KEYBOARD.kbd_code_hid[0]
.sym 13098 $false
.sym 13101 $abc$56607$n943
.sym 13102 I2C.FLT_SCL.RESET
.sym 13103 $false
.sym 13104 $false
.sym 13107 KEYBOARD.kbd_code_hid[2]
.sym 13108 $false
.sym 13109 $false
.sym 13110 $false
.sym 13111 $abc$56607$n1328
.sym 13112 CLK$2$2
.sym 13113 $abc$56607$n27
.sym 13114 $abc$56607$n911
.sym 13115 $abc$56607$n1375
.sym 13116 $abc$56607$n1163
.sym 13117 $abc$56607$n1524_1
.sym 13118 $abc$56607$n1188
.sym 13119 $abc$56607$n1485
.sym 13120 KEYBOARD.report[0][6]
.sym 13121 KEYBOARD.report[0][5]
.sym 13188 KEYBOARD.report[0][3]
.sym 13189 KEYBOARD.report[1][3]
.sym 13190 $abc$56607$n1124
.sym 13191 $abc$56607$n1116
.sym 13200 KEYBOARD.report[0][2]
.sym 13201 KEYBOARD.report[1][2]
.sym 13202 $abc$56607$n1124
.sym 13203 $false
.sym 13206 $abc$56607$n1149
.sym 13207 $abc$56607$n1152
.sym 13208 KEYBOARD.report[0][2]
.sym 13209 $abc$56607$n1120
.sym 13212 KEYBOARD.report[0][4]
.sym 13213 $abc$56607$n1120
.sym 13214 $abc$56607$n1178
.sym 13215 $abc$56607$n1116
.sym 13224 KEYBOARD.report[0][4]
.sym 13225 KEYBOARD.report[1][4]
.sym 13226 $abc$56607$n1124
.sym 13227 $abc$56607$n1116
.sym 13230 $abc$56607$n1288
.sym 13231 $abc$56607$n875
.sym 13232 $false
.sym 13233 $false
.sym 13234 $true
.sym 13235 CLK$2$2
.sym 13236 $false
.sym 13238 $abc$56607$n1201
.sym 13239 $abc$56607$n1497
.sym 13240 $abc$56607$n1528
.sym 13241 $abc$56607$n1116
.sym 13242 $abc$56607$n1124
.sym 13243 $abc$56607$n2458
.sym 13244 $abc$56607$n1531
.sym 13311 $abc$56607$n1120
.sym 13312 KEYBOARD.report[0][7]
.sym 13313 $abc$56607$n1209
.sym 13314 $abc$56607$n1129
.sym 13317 $abc$56607$n1124
.sym 13318 KEYBOARD.report[0][6]
.sym 13319 $abc$56607$n1201
.sym 13320 $abc$56607$n1129
.sym 13323 KEYBOARD.report[0][0]
.sym 13324 $abc$56607$n1120
.sym 13325 $abc$56607$n1518
.sym 13326 $abc$56607$n1129
.sym 13329 KEYBOARD.report[1][7]
.sym 13330 $abc$56607$n1126
.sym 13331 KEYBOARD.report[0][7]
.sym 13332 $abc$56607$n1124
.sym 13335 $abc$56607$n1124
.sym 13336 KEYBOARD.report[0][0]
.sym 13337 $abc$56607$n1497
.sym 13338 $abc$56607$n1129
.sym 13341 $abc$56607$n1120
.sym 13342 KEYBOARD.report[0][6]
.sym 13343 $abc$56607$n1531
.sym 13344 $abc$56607$n1129
.sym 13353 I2C.FLT_SDA.out
.sym 13354 $false
.sym 13355 $false
.sym 13356 $false
.sym 13357 $abc$56607$n1290
.sym 13358 CLK$2$2
.sym 13359 $false
.sym 13360 $abc$56607$n893
.sym 13361 $abc$56607$n1126
.sym 13362 $abc$56607$n1139
.sym 13363 $abc$56607$n1132
.sym 13364 $abc$56607$n1130
.sym 13365 $abc$56607$n1133
.sym 13366 UART.TX_sig_last
.sym 13367 UART.tx_activity
.sym 13434 I2C.FLT_SCL.RESET
.sym 13435 $abc$56607$n893
.sym 13436 $false
.sym 13437 $false
.sym 13446 I2C.received_byte[7]
.sym 13447 I2C.received_byte[3]
.sym 13448 $abc$56607$n1279
.sym 13449 I2C.received_byte[6]
.sym 13452 I2C.received_byte[4]
.sym 13453 I2C.received_byte[1]
.sym 13454 I2C.received_byte[2]
.sym 13455 I2C.received_byte[5]
.sym 13458 $abc$56607$n895
.sym 13459 $abc$56607$n898
.sym 13460 $abc$56607$n893
.sym 13461 I2C.FLT_SCL.RESET
.sym 13464 $abc$56607$n670
.sym 13465 $abc$56607$n1130
.sym 13466 $false
.sym 13467 $false
.sym 13470 $abc$56607$n22
.sym 13471 $false
.sym 13472 $false
.sym 13473 $false
.sym 13476 I2C.FLT_SDA.out
.sym 13477 $false
.sym 13478 $false
.sym 13479 $false
.sym 13480 $abc$56607$n1302
.sym 13481 CLK$2$2
.sym 13482 $false
.sym 13483 $abc$56607$n832
.sym 13484 $abc$56607$n1540
.sym 13485 $abc$56607$n1113
.sym 13486 $abc$56607$n1504
.sym 13487 $abc$56607$n808
.sym 13488 $abc$56607$n1502_1
.sym 13489 $abc$56607$n804
.sym 13490 $abc$56607$n1503
.sym 13557 $abc$56607$n22
.sym 13558 I2C.byte_counter[1]
.sym 13559 $abc$56607$n810
.sym 13560 $false
.sym 13563 $abc$56607$n1536_1
.sym 13564 $abc$56607$n1543
.sym 13565 $abc$56607$n816_1
.sym 13566 $abc$56607$n1542
.sym 13569 I2C.byte_counter[1]
.sym 13570 $abc$56607$n1541_1
.sym 13571 $abc$56607$n833
.sym 13572 $abc$56607$n754
.sym 13575 I2C.byte_counter[0]
.sym 13576 I2C.byte_counter[1]
.sym 13577 $abc$56607$n807
.sym 13578 $false
.sym 13581 I2C.byte_counter[0]
.sym 13582 $abc$56607$n673
.sym 13583 $abc$56607$n834
.sym 13584 I2C.is_read
.sym 13587 $abc$56607$n834
.sym 13588 $abc$56607$n809
.sym 13589 $abc$56607$n1537
.sym 13590 I2C.byte_counter[0]
.sym 13593 $abc$56607$n673
.sym 13594 $abc$56607$n807
.sym 13595 I2C.is_read
.sym 13596 $abc$56607$n754
.sym 13599 I2C.FLT_SDA.out
.sym 13600 $false
.sym 13601 $false
.sym 13602 $false
.sym 13603 $abc$56607$n1278
.sym 13604 CLK$2$2
.sym 13605 $false
.sym 13606 $abc$56607$n1095
.sym 13607 $abc$56607$n809
.sym 13608 $abc$56607$n1077
.sym 13609 $abc$56607$n1478
.sym 13610 $abc$56607$n1251
.sym 13611 $abc$56607$n1096
.sym 13612 i2c_input_data_type[2]
.sym 13613 i2c_input_data_type[1]
.sym 13680 $abc$56607$n1079
.sym 13681 $abc$56607$n1082
.sym 13682 $abc$56607$n745
.sym 13683 $false
.sym 13686 $abc$56607$n1540
.sym 13687 $abc$56607$n825
.sym 13688 $abc$56607$n822
.sym 13689 I2C.byte_counter[0]
.sym 13692 $abc$56607$n1073
.sym 13693 I2C.received_byte[2]
.sym 13694 $abc$56607$n834
.sym 13695 $abc$56607$n812
.sym 13698 I2C.received_byte[1]
.sym 13699 $abc$56607$n1073
.sym 13700 $abc$56607$n1079
.sym 13701 $abc$56607$n745
.sym 13704 I2C.received_byte[0]
.sym 13705 I2C.received_byte[3]
.sym 13706 I2C.received_byte[1]
.sym 13707 I2C.received_byte[2]
.sym 13710 I2C.received_byte[4]
.sym 13711 I2C.received_byte[5]
.sym 13712 $abc$56607$n828
.sym 13713 $abc$56607$n835
.sym 13716 $abc$56607$n812
.sym 13717 $abc$56607$n828
.sym 13718 $abc$56607$n835
.sym 13719 $false
.sym 13722 I2C.received_byte[4]
.sym 13723 I2C.received_byte[5]
.sym 13724 $abc$56607$n1074
.sym 13725 $false
.sym 13729 $abc$56607$n848
.sym 13730 $abc$56607$n1509
.sym 13731 $abc$56607$n863
.sym 13732 $abc$56607$n1075
.sym 13733 $abc$56607$n1211
.sym 13734 $abc$56607$n849
.sym 13735 i2c_input_data_type[0]
.sym 13736 i2c_input_data_type[3]
.sym 13803 $abc$56607$n1073
.sym 13804 I2C.received_byte[0]
.sym 13805 I2C.received_byte[4]
.sym 13806 $abc$56607$n1074
.sym 13809 $abc$56607$n988
.sym 13810 I2C.is_read
.sym 13811 $false
.sym 13812 $false
.sym 13815 $abc$56607$n667
.sym 13816 $abc$56607$n747
.sym 13817 $abc$56607$n742
.sym 13818 $false
.sym 13821 $abc$56607$n1073
.sym 13822 $abc$56607$n745
.sym 13823 I2C.received_byte[3]
.sym 13824 $false
.sym 13827 $abc$56607$n769
.sym 13828 I2C.FLT_SCL.RESET
.sym 13829 $false
.sym 13830 $false
.sym 13833 $abc$56607$n741
.sym 13834 $abc$56607$n774
.sym 13835 $abc$56607$n776
.sym 13836 $abc$56607$n772
.sym 13839 $abc$56607$n836
.sym 13840 $abc$56607$n776
.sym 13841 $abc$56607$n819
.sym 13842 $abc$56607$n1544_1
.sym 13845 $3\report_wr_en[0:0]
.sym 13846 $false
.sym 13847 $false
.sym 13848 $false
.sym 13849 $abc$56607$n1014
.sym 13850 CLK$2$2
.sym 13851 $abc$56607$n23
.sym 13852 $abc$56607$n873
.sym 13853 $abc$56607$n760
.sym 13854 $abc$56607$n901
.sym 13855 $abc$56607$n1191
.sym 13856 $abc$56607$n766
.sym 13857 $abc$56607$n778
.sym 13858 $abc$56607$n779
.sym 13859 uart_double_ff
.sym 13926 $abc$56607$n741
.sym 13927 $abc$56607$n774
.sym 13928 $abc$56607$n754
.sym 13929 $abc$56607$n988
.sym 13932 last_trans
.sym 13933 I2C_TRANS
.sym 13934 $false
.sym 13935 $false
.sym 13938 $2\uart_double_ff[0:0]
.sym 13939 $abc$56607$n19
.sym 13940 $false
.sym 13941 $false
.sym 13944 $abc$56607$n742
.sym 13945 $abc$56607$n19
.sym 13946 $abc$56607$n741
.sym 13947 $false
.sym 13950 $abc$56607$n742
.sym 13951 $abc$56607$n19
.sym 13952 $abc$56607$n776
.sym 13953 $false
.sym 13956 $abc$56607$n754
.sym 13957 $abc$56607$n819
.sym 13958 $abc$56607$n769
.sym 13959 $false
.sym 13962 $abc$56607$n742
.sym 13963 $abc$56607$n19
.sym 13964 $abc$56607$n769
.sym 13965 $abc$56607$n870
.sym 13968 I2C_TRANS
.sym 13969 $false
.sym 13970 $false
.sym 13971 $false
.sym 13972 $abc$56607$n1221
.sym 13973 CLK$2$2
.sym 13974 $abc$56607$n35$2
.sym 13975 $abc$56607$n2551
.sym 13976 $abc$56607$n2548
.sym 13977 $abc$56607$n1230
.sym 13978 $abc$56607$n1233
.sym 13979 $abc$56607$n1232_1
.sym 13980 $abc$56607$n1231
.sym 13981 report_data_wadr[3]
.sym 14049 $abc$56607$n733
.sym 14050 $abc$56607$n670
.sym 14051 $false
.sym 14052 $false
.sym 14055 $abc$56607$n22
.sym 14056 $3\report_wr_en[0:0]
.sym 14057 I2C.FLT_SCL.RESET
.sym 14058 $false
.sym 14067 ring_wr[3]
.sym 14068 $abc$56607$n1911
.sym 14069 $abc$56607$n1089
.sym 14070 $false
.sym 14073 $2\ring_wr[3:0][1]
.sym 14074 $false
.sym 14075 $false
.sym 14076 $false
.sym 14079 $2\ring_wr[3:0][2]
.sym 14080 $false
.sym 14081 $false
.sym 14082 $false
.sym 14085 $2\ring_wr[3:0][0]
.sym 14086 $false
.sym 14087 $false
.sym 14088 $false
.sym 14091 $2\ring_wr[3:0][3]
.sym 14092 $false
.sym 14093 $false
.sym 14094 $false
.sym 14095 $abc$56607$n992
.sym 14096 CLK$2$2
.sym 14097 $abc$56607$n35$2
.sym 14098 $abc$56607$n1223
.sym 14099 $abc$56607$n1228
.sym 14100 $abc$56607$n1226
.sym 14101 $abc$56607$n895
.sym 14102 $abc$56607$n1227_1
.sym 14103 $abc$56607$n1224
.sym 14104 report_data_wadr[2]
.sym 14105 report_data_wadr[1]
.sym 14214 $abc$56607$n1089
.sym 14215 ring_wr[0]
.sym 14216 ring_wr[1]
.sym 14217 $false
.sym 14221 $abc$56607$n1541
.sym 14222 $abc$56607$n896
.sym 14224 UART.tx_clk_counter[0]
.sym 14226 UART.tx_clk_counter[1]
.sym 14257 $true
.sym 14294 UART.tx_clk_counter[0]$2
.sym 14295 $false
.sym 14296 UART.tx_clk_counter[0]
.sym 14297 $false
.sym 14298 $false
.sym 14300 $auto$alumacc.cc:470:replace_alu$12197.C[2]
.sym 14302 UART.tx_clk_counter[1]
.sym 14303 $true$2
.sym 14306 $auto$alumacc.cc:470:replace_alu$12197.C[3]
.sym 14307 $false
.sym 14308 UART.tx_clk_counter[2]
.sym 14309 $true$2
.sym 14310 $auto$alumacc.cc:470:replace_alu$12197.C[2]
.sym 14313 $false
.sym 14314 UART.tx_clk_counter[3]
.sym 14315 $true$2
.sym 14316 $auto$alumacc.cc:470:replace_alu$12197.C[3]
.sym 14319 KEYBOARD.init_ram_cnt[8]
.sym 14320 $false
.sym 14321 $false
.sym 14322 $false
.sym 14325 $abc$56607$n1541
.sym 14326 $abc$56607$n1544
.sym 14327 $abc$56607$n1545
.sym 14328 $false
.sym 14331 $abc$56607$n1544
.sym 14332 $abc$56607$n895
.sym 14333 $false
.sym 14334 $false
.sym 14337 $abc$56607$n1545
.sym 14338 $abc$56607$n895
.sym 14339 $false
.sym 14340 $false
.sym 14341 $abc$56607$n1315
.sym 14342 CLK$2$2
.sym 14343 $abc$56607$n35$2
.sym 14388 $abc$56607$n31
.sym 14418 $abc$56607$n33
.sym 14444 $abc$56607$n33
.sym 14445 $abc$56607$n697
.sym 14446 $abc$56607$n706
.sym 14447 $abc$56607$n699
.sym 14448 $abc$56607$n700
.sym 14450 $abc$56607$n707
.sym 14451 I2C.FLT_SDA.out
.sym 14519 KBD_COLUMNS[4]$2
.sym 14520 $false
.sym 14521 $false
.sym 14522 $false
.sym 14525 KBD_COLUMNS[3]$2
.sym 14526 $false
.sym 14527 $false
.sym 14528 $false
.sym 14531 KBD_COLUMNS[0]$2
.sym 14532 $false
.sym 14533 $false
.sym 14534 $false
.sym 14543 KBD_COLUMNS[7]$2
.sym 14544 $false
.sym 14545 $false
.sym 14546 $false
.sym 14549 KBD_COLUMNS[2]$2
.sym 14550 $false
.sym 14551 $false
.sym 14552 $false
.sym 14555 KBD_COLUMNS[1]$2
.sym 14556 $false
.sym 14557 $false
.sym 14558 $false
.sym 14561 KBD_COLUMNS[5]$2
.sym 14562 $false
.sym 14563 $false
.sym 14564 $false
.sym 14565 $true
.sym 14566 CLK$2$2
.sym 14567 $false
.sym 14570 KBD_COLUMNS[5]$2
.sym 14572 $abc$56607$n2480
.sym 14573 $abc$56607$n1501
.sym 14574 $abc$56607$n1004
.sym 14575 $abc$56607$n1632
.sym 14576 $abc$56607$n1502
.sym 14577 I2C.FLT_SDA.counter[1]
.sym 14578 I2C.FLT_SDA.counter[2]
.sym 14579 I2C.FLT_SDA.counter[0]
.sym 14644 $true
.sym 14681 I2C.FLT_SDA.counter[0]$2
.sym 14682 $false
.sym 14683 I2C.FLT_SDA.counter[0]
.sym 14684 $false
.sym 14685 $false
.sym 14687 $auto$alumacc.cc:470:replace_alu$12161.C[2]
.sym 14689 I2C.FLT_SDA.counter[1]
.sym 14690 $true$2
.sym 14694 $false
.sym 14695 I2C.FLT_SDA.counter[2]
.sym 14696 $true$2
.sym 14697 $auto$alumacc.cc:470:replace_alu$12161.C[2]
.sym 14700 $abc$56607$n2231
.sym 14701 KEYBOARD.row_counter[0]
.sym 14702 $abc$56607$n33$2
.sym 14703 $false
.sym 14706 I2C.FLT_SDA.counter[0]
.sym 14707 I2C.FLT_SDA.counter[1]
.sym 14708 I2C.FLT_SDA.counter[2]
.sym 14709 $false
.sym 14712 $abc$56607$n1003
.sym 14713 $abc$56607$n1635
.sym 14714 $false
.sym 14715 $false
.sym 14718 $abc$56607$n27
.sym 14719 $false
.sym 14720 $false
.sym 14721 $false
.sym 14728 $abc$56607$n1490$2
.sym 14729 CLK$2$2
.sym 14730 $false
.sym 14731 $abc$56607$n994
.sym 14732 $abc$56607$n690
.sym 14733 $abc$56607$n683
.sym 14734 $abc$56607$n689
.sym 14735 $abc$56607$n695
.sym 14736 $abc$56607$n680
.sym 14737 $abc$56607$n686
.sym 14738 $abc$56607$n730
.sym 14805 $abc$56607$n698
.sym 14806 $abc$56607$n710
.sym 14807 $abc$56607$n695
.sym 14808 $false
.sym 14811 $abc$56607$n680
.sym 14812 $abc$56607$n683
.sym 14813 $abc$56607$n684
.sym 14814 $false
.sym 14817 KEYBOARD.row_time[2]
.sym 14818 $abc$56607$n684
.sym 14819 KEYBOARD.row_time[3]
.sym 14820 $false
.sym 14823 $abc$56607$n680
.sym 14824 $abc$56607$n694
.sym 14825 $abc$56607$n695
.sym 14826 $false
.sym 14829 $abc$56607$n698
.sym 14830 $abc$56607$n724
.sym 14831 $abc$56607$n683
.sym 14832 $false
.sym 14835 KEYBOARD.row_time[2]
.sym 14836 $abc$56607$n694
.sym 14837 $abc$56607$n686
.sym 14838 KEYBOARD.row_time[3]
.sym 14841 $abc$56607$n694
.sym 14842 KEYBOARD.row_time[2]
.sym 14843 KEYBOARD.row_time[3]
.sym 14844 $false
.sym 14847 $abc$56607$n2250
.sym 14848 $false
.sym 14849 $false
.sym 14850 $false
.sym 14851 $abc$56607$n1490$2
.sym 14852 CLK$2$2
.sym 14853 $false
.sym 14854 $abc$56607$n953
.sym 14855 $abc$56607$n954
.sym 14856 $abc$56607$n936
.sym 14857 $abc$56607$n957
.sym 14858 $abc$56607$n955
.sym 14859 kbd_report[5][3]
.sym 14860 kbd_report[5][7]
.sym 14861 kbd_report[5][0]
.sym 14890 $true
.sym 14927 KEYBOARD.row_counter[0]$2
.sym 14928 $false
.sym 14929 KEYBOARD.row_counter[0]
.sym 14930 $false
.sym 14931 $false
.sym 14933 $auto$alumacc.cc:470:replace_alu$12191.C[2]
.sym 14935 $false
.sym 14936 KEYBOARD.row_counter[1]
.sym 14939 $auto$alumacc.cc:470:replace_alu$12191.C[3]
.sym 14940 $false
.sym 14941 $false
.sym 14942 KEYBOARD.row_counter[2]
.sym 14943 $auto$alumacc.cc:470:replace_alu$12191.C[2]
.sym 14946 $false
.sym 14947 $false
.sym 14948 KEYBOARD.row_counter[3]
.sym 14949 $auto$alumacc.cc:470:replace_alu$12191.C[3]
.sym 14952 $abc$56607$n28
.sym 14953 KEYBOARD.row_counter[3]
.sym 14954 $abc$56607$n33$2
.sym 14955 $false
.sym 14958 $abc$56607$n27
.sym 14959 KEYBOARD.kbd_code_hid[5]
.sym 14960 $false
.sym 14961 $false
.sym 14964 KEYBOARD.kbd_code_hid[0]
.sym 14965 $false
.sym 14966 $false
.sym 14967 $false
.sym 14970 KEYBOARD.kbd_code_hid[3]
.sym 14971 $false
.sym 14972 $false
.sym 14973 $false
.sym 14974 $abc$56607$n1328
.sym 14975 CLK$2$2
.sym 14976 $abc$56607$n27
.sym 14977 $abc$56607$n952
.sym 14978 $abc$56607$n1435
.sym 14979 $abc$56607$n1477
.sym 14980 $abc$56607$n951
.sym 14981 $abc$56607$n998
.sym 14982 $abc$56607$n961
.sym 14983 KEYBOARD.report[1][7]
.sym 14984 KEYBOARD.report[1][6]
.sym 15051 $abc$56607$n27
.sym 15052 $abc$56607$n909
.sym 15053 $abc$56607$n927
.sym 15054 $false
.sym 15057 $abc$56607$n27
.sym 15058 $abc$56607$n905
.sym 15059 $abc$56607$n927
.sym 15060 $false
.sym 15063 $abc$56607$n1516
.sym 15064 $abc$56607$n989
.sym 15065 $abc$56607$n959
.sym 15066 $false
.sym 15069 $abc$56607$n912
.sym 15070 $abc$56607$n905
.sym 15071 $false
.sym 15072 $false
.sym 15075 $abc$56607$n976
.sym 15076 $abc$56607$n1516
.sym 15077 $abc$56607$n998
.sym 15078 $abc$56607$n997
.sym 15081 $abc$56607$n906
.sym 15082 $abc$56607$n909
.sym 15083 $abc$56607$n27
.sym 15084 $abc$56607$n927
.sym 15087 $abc$56607$n906
.sym 15088 $abc$56607$n909
.sym 15089 $false
.sym 15090 $false
.sym 15093 $abc$56607$n27
.sym 15094 $abc$56607$n904
.sym 15095 $abc$56607$n932
.sym 15096 $abc$56607$n920
.sym 15097 $abc$56607$n1483
.sym 15098 CLK$2$2
.sym 15099 $abc$56607$n35$2
.sym 15100 $abc$56607$n985_1
.sym 15101 $abc$56607$n987
.sym 15102 $abc$56607$n1212
.sym 15103 $abc$56607$n1514
.sym 15104 $abc$56607$n1516
.sym 15105 kbd_report[5][1]
.sym 15106 kbd_report[5][6]
.sym 15107 kbd_report[5][2]
.sym 15174 $abc$56607$n910
.sym 15175 $abc$56607$n911
.sym 15176 $false
.sym 15177 $false
.sym 15180 KEYBOARD.report[1][4]
.sym 15181 KEYBOARD.report[1][5]
.sym 15182 KEYBOARD.report[1][6]
.sym 15183 KEYBOARD.report[1][7]
.sym 15186 KEYBOARD.report[1][3]
.sym 15187 kbd_report[5][3]
.sym 15188 $abc$56607$n312
.sym 15189 $abc$56607$n1113_1
.sym 15192 KEYBOARD.kbd_code_hid[5]
.sym 15193 KEYBOARD.report[1][5]
.sym 15194 KEYBOARD.kbd_code_hid[3]
.sym 15195 KEYBOARD.report[1][3]
.sym 15198 $abc$56607$n2460
.sym 15199 $false
.sym 15200 $false
.sym 15201 $false
.sym 15204 $abc$56607$n2458
.sym 15205 $false
.sym 15206 $false
.sym 15207 $false
.sym 15210 $abc$56607$n2463
.sym 15211 $false
.sym 15212 $false
.sym 15213 $false
.sym 15216 $abc$56607$n2461
.sym 15217 $false
.sym 15218 $false
.sym 15219 $false
.sym 15220 $abc$56607$n1450
.sym 15221 CLK$2$2
.sym 15222 $abc$56607$n35$2
.sym 15223 $abc$56607$n1150
.sym 15224 $abc$56607$n1111
.sym 15225 $abc$56607$n1112
.sym 15226 $abc$56607$n1151
.sym 15227 $abc$56607$n1517
.sym 15228 $abc$56607$n1523_1
.sym 15229 $abc$56607$n1518
.sym 15230 $abc$56607$n1149
.sym 15297 KEYBOARD.report[1][0]
.sym 15298 KEYBOARD.report[1][1]
.sym 15299 KEYBOARD.report[1][2]
.sym 15300 KEYBOARD.report[1][3]
.sym 15303 KEYBOARD.kbd_code_hid[1]
.sym 15304 KEYBOARD.kbd_code_hid[2]
.sym 15305 KEYBOARD.kbd_code_hid[0]
.sym 15306 $false
.sym 15309 $abc$56607$n1120
.sym 15310 KEYBOARD.report[0][3]
.sym 15311 $abc$56607$n1164
.sym 15312 $false
.sym 15315 $abc$56607$n1116
.sym 15316 $abc$56607$n1523_1
.sym 15317 $abc$56607$n1522
.sym 15318 $abc$56607$n1163
.sym 15321 KEYBOARD.report[0][5]
.sym 15322 $abc$56607$n1120
.sym 15323 $abc$56607$n1189
.sym 15324 $abc$56607$n1116
.sym 15327 KEYBOARD.report[0][5]
.sym 15328 KEYBOARD.report[1][5]
.sym 15329 $abc$56607$n1124
.sym 15330 $abc$56607$n1116
.sym 15333 $abc$56607$n27
.sym 15334 KEYBOARD.report[0][6]
.sym 15335 $abc$56607$n1377
.sym 15336 $false
.sym 15339 $abc$56607$n27
.sym 15340 KEYBOARD.report[0][5]
.sym 15341 $abc$56607$n1375
.sym 15342 $false
.sym 15343 $abc$56607$n1457
.sym 15344 CLK$2$2
.sym 15345 $abc$56607$n35$2
.sym 15346 $abc$56607$n1529_1
.sym 15347 $abc$56607$n1204
.sym 15348 $abc$56607$n1203
.sym 15349 $abc$56607$n1202
.sym 15350 $abc$56607$n1138
.sym 15351 $abc$56607$n1145
.sym 15352 $abc$56607$n1128
.sym 15353 KEYBOARD.report[2][6]
.sym 15426 $abc$56607$n1126
.sym 15427 KEYBOARD.report[1][6]
.sym 15428 $abc$56607$n1124
.sym 15429 $abc$56607$n1202
.sym 15432 $abc$56607$n1126
.sym 15433 KEYBOARD.report[1][0]
.sym 15434 $false
.sym 15435 $false
.sym 15438 KEYBOARD.report[1][6]
.sym 15439 kbd_report[5][6]
.sym 15440 $abc$56607$n312
.sym 15441 $abc$56607$n1113_1
.sym 15444 wr_cnt[0]
.sym 15445 wr_cnt[2]
.sym 15446 wr_cnt[3]
.sym 15447 wr_cnt[1]
.sym 15450 wr_cnt[2]
.sym 15451 wr_cnt[1]
.sym 15452 $abc$56607$n321
.sym 15453 $false
.sym 15456 $abc$56607$n27
.sym 15457 KEYBOARD.kbd_code_hid[0]
.sym 15458 $false
.sym 15459 $false
.sym 15462 $abc$56607$n1528
.sym 15463 $abc$56607$n1529_1
.sym 15464 $abc$56607$n1530_1
.sym 15465 $false
.sym 15469 $abc$56607$n1115
.sym 15470 $abc$56607$n1140
.sym 15471 $abc$56607$n1127
.sym 15472 $abc$56607$n1144
.sym 15473 $abc$56607$n1134
.sym 15475 $abc$56607$n1146
.sym 15476 KEYBOARD.report[2][1]
.sym 15543 UART_WR
.sym 15544 UART.TX_sig_last
.sym 15545 UART.tx_activity
.sym 15546 $false
.sym 15549 wr_cnt[2]
.sym 15550 wr_cnt[1]
.sym 15551 $abc$56607$n321
.sym 15552 $false
.sym 15555 $abc$56607$n1140
.sym 15556 $abc$56607$n1145
.sym 15557 KEYBOARD.report[0][1]
.sym 15558 $abc$56607$n1124
.sym 15561 $abc$56607$n1133
.sym 15562 $abc$56607$n1139
.sym 15563 $abc$56607$n1130
.sym 15564 $abc$56607$n1116
.sym 15567 wr_cnt[2]
.sym 15568 wr_cnt[3]
.sym 15569 wr_cnt[0]
.sym 15570 $false
.sym 15573 $abc$56607$n1120
.sym 15574 KEYBOARD.report[0][1]
.sym 15575 $abc$56607$n1134
.sym 15576 $false
.sym 15579 UART_WR
.sym 15580 $false
.sym 15581 $false
.sym 15582 $false
.sym 15585 $abc$56607$n896
.sym 15586 $abc$56607$n898
.sym 15587 $abc$56607$n893
.sym 15588 $false
.sym 15589 I2C.FLT_SCL.RESET
.sym 15590 CLK$2$2
.sym 15591 $false
.sym 15592 $abc$56607$n1014
.sym 15593 $abc$56607$n756
.sym 15594 $abc$56607$n770
.sym 15595 $abc$56607$n811
.sym 15596 $abc$56607$n759
.sym 15597 $abc$56607$n758
.sym 15598 $abc$56607$n810
.sym 15599 $abc$56607$n769
.sym 15666 I2C.received_byte[0]
.sym 15667 I2C.received_byte[1]
.sym 15668 i2c_input_data_type[0]
.sym 15669 $abc$56607$n809
.sym 15672 I2C.is_read
.sym 15673 $abc$56607$n832
.sym 15674 $abc$56607$n807
.sym 15675 $abc$56607$n736
.sym 15678 $abc$56607$n1503
.sym 15679 $abc$56607$n1504
.sym 15680 $abc$56607$n769
.sym 15681 $false
.sym 15684 $abc$56607$n816_1
.sym 15685 $abc$56607$n805
.sym 15686 $abc$56607$n810
.sym 15687 I2C.FLT_SCL.RESET
.sym 15690 $abc$56607$n809
.sym 15691 i2c_input_data_type[0]
.sym 15692 $false
.sym 15693 $false
.sym 15696 $abc$56607$n815_1
.sym 15697 $abc$56607$n806
.sym 15698 $abc$56607$n807
.sym 15699 $abc$56607$n22
.sym 15702 $abc$56607$n808
.sym 15703 $abc$56607$n805
.sym 15704 $abc$56607$n806
.sym 15705 $abc$56607$n807
.sym 15708 $abc$56607$n804
.sym 15709 $abc$56607$n754
.sym 15710 $abc$56607$n1502_1
.sym 15711 I2C.is_read
.sym 15715 $abc$56607$n270
.sym 15716 $abc$56607$n771
.sym 15717 $abc$56607$n754
.sym 15718 $abc$56607$n815_1
.sym 15719 $abc$56607$n822
.sym 15720 $abc$56607$n2620
.sym 15721 $abc$56607$n269
.sym 15722 temp_output_report[2]
.sym 15789 i2c_input_data_type[3]
.sym 15790 i2c_input_data_type[2]
.sym 15791 $abc$56607$n1513
.sym 15792 i2c_input_data_type[0]
.sym 15795 i2c_input_data_type[3]
.sym 15796 i2c_input_data_type[1]
.sym 15797 i2c_input_data_type[2]
.sym 15798 $false
.sym 15801 $abc$56607$n1513
.sym 15802 i2c_input_data_type[1]
.sym 15803 $false
.sym 15804 $false
.sym 15807 i2c_input_data_type[0]
.sym 15808 i2c_input_data_type[3]
.sym 15809 $abc$56607$n1077
.sym 15810 $false
.sym 15813 i2c_input_data_type[3]
.sym 15814 $abc$56607$n848
.sym 15815 i2c_input_data_type[2]
.sym 15816 $false
.sym 15819 i2c_input_data_type[3]
.sym 15820 i2c_input_data_type[2]
.sym 15821 $abc$56607$n1513
.sym 15822 i2c_input_data_type[1]
.sym 15825 $abc$56607$n1075
.sym 15826 i2c_input_data_type[2]
.sym 15827 $abc$56607$n1513
.sym 15828 $abc$56607$n1081
.sym 15831 $abc$56607$n1075
.sym 15832 $abc$56607$n1077
.sym 15833 $abc$56607$n1078
.sym 15834 $false
.sym 15835 $abc$56607$n1155
.sym 15836 CLK$2$2
.sym 15837 $false
.sym 15840 $abc$56607$n312
.sym 15841 $abc$56607$n772
.sym 15842 $abc$56607$n881
.sym 15843 $abc$56607$n773
.sym 15844 $abc$56607$n768
.sym 15845 UART_WR
.sym 15912 i2c_input_data_type[1]
.sym 15913 I2C.is_read
.sym 15914 $abc$56607$n849
.sym 15915 $abc$56607$n988
.sym 15918 I2C.is_read
.sym 15919 $abc$56607$n1513
.sym 15920 $abc$56607$n863
.sym 15921 $abc$56607$n988
.sym 15924 i2c_input_data_type[1]
.sym 15925 i2c_input_data_type[0]
.sym 15926 i2c_input_data_type[3]
.sym 15927 i2c_input_data_type[2]
.sym 15930 $2\uart_double_ff[0:0]
.sym 15931 $abc$56607$n745
.sym 15932 $false
.sym 15933 $false
.sym 15936 $abc$56607$n741
.sym 15937 $abc$56607$n848
.sym 15938 $abc$56607$n778
.sym 15939 $abc$56607$n1509
.sym 15942 $abc$56607$n1513
.sym 15943 i2c_input_data_type[0]
.sym 15944 $false
.sym 15945 $false
.sym 15948 $abc$56607$n849
.sym 15949 $abc$56607$n1075
.sym 15950 $abc$56607$n1072
.sym 15951 $abc$56607$n745
.sym 15954 $abc$56607$n1075
.sym 15955 i2c_input_data_type[3]
.sym 15956 $abc$56607$n1513
.sym 15957 $abc$56607$n1084
.sym 15958 $abc$56607$n1155
.sym 15959 CLK$2$2
.sym 15960 $false
.sym 15962 $abc$56607$n1943
.sym 15963 $abc$56607$n1946
.sym 15964 $abc$56607$n1949
.sym 15965 $abc$56607$n867
.sym 15966 $abc$56607$n781
.sym 15967 $abc$56607$n1227
.sym 15968 last_uart_active
.sym 16035 $abc$56607$n760
.sym 16036 $abc$56607$n753
.sym 16037 $abc$56607$n756
.sym 16038 $abc$56607$n1501_1
.sym 16041 $abc$56607$n763
.sym 16042 $abc$56607$n766
.sym 16043 $abc$56607$n761
.sym 16044 $false
.sym 16047 $abc$56607$n779
.sym 16048 $abc$56607$n778
.sym 16049 $abc$56607$n1501_1
.sym 16050 $false
.sym 16053 $abc$56607$n741
.sym 16054 $abc$56607$n753
.sym 16055 $abc$56607$n756
.sym 16056 $false
.sym 16059 I2C_TRANS
.sym 16060 UART_WR
.sym 16061 $abc$56607$n751
.sym 16062 int_tmr[19]
.sym 16065 $abc$56607$n769
.sym 16066 $abc$56607$n753
.sym 16067 $false
.sym 16068 $false
.sym 16071 UART_WR
.sym 16072 int_tmr[19]
.sym 16073 $abc$56607$n761
.sym 16074 $false
.sym 16077 $2\uart_double_ff[0:0]
.sym 16078 $false
.sym 16079 $false
.sym 16080 $false
.sym 16081 $abc$56607$n1236
.sym 16082 CLK$2$2
.sym 16083 $abc$56607$n35$2
.sym 16084 $6\report_data_wadr[7:0][0]
.sym 16085 $abc$56607$n2671
.sym 16086 $abc$56607$n1249_1
.sym 16087 $abc$56607$n2549
.sym 16088 $abc$56607$n1236_1
.sym 16089 report_data_wadr[4]
.sym 16090 report_data_wadr[7]
.sym 16091 report_data_wadr[0]
.sym 16158 $2\ring_wr[3:0][2]
.sym 16159 $2\ring_wr[3:0][0]
.sym 16160 $false
.sym 16161 $false
.sym 16164 $abc$56607$n1233
.sym 16165 $abc$56607$n1232_1
.sym 16166 ring_wr[0]
.sym 16167 $abc$56607$n1234
.sym 16170 $abc$56607$n1231
.sym 16171 $2\ring_wr[3:0][0]
.sym 16172 $2\ring_wr[3:0][2]
.sym 16173 $abc$56607$n670
.sym 16176 wr_cnt[2]
.sym 16177 ring_wr[1]
.sym 16178 ring_wr[0]
.sym 16179 wr_cnt[1]
.sym 16182 wr_cnt[2]
.sym 16183 ring_wr[1]
.sym 16184 $abc$56607$n1233
.sym 16185 $false
.sym 16188 $abc$56607$n1232_1
.sym 16189 $abc$56607$n1234
.sym 16190 ring_wr[0]
.sym 16191 $false
.sym 16194 $abc$56607$n1220
.sym 16195 $abc$56607$n1959
.sym 16196 $abc$56607$n1230
.sym 16197 $abc$56607$n22
.sym 16204 $abc$56607$n1018$2
.sym 16205 CLK$2$2
.sym 16206 $false
.sym 16208 $abc$56607$n1247
.sym 16210 $abc$56607$n1245
.sym 16211 report_data_wadr[6]
.sym 16214 report_data_wadr[5]
.sym 16281 $2\ring_wr[3:0][0]
.sym 16282 $abc$56607$n1224
.sym 16283 $abc$56607$n670
.sym 16284 $abc$56607$n22
.sym 16287 $abc$56607$n1220
.sym 16288 init_ram_cnt[1]
.sym 16289 init_ram_cnt[2]
.sym 16290 $abc$56607$n22
.sym 16293 $2\ring_wr[3:0][1]
.sym 16294 $abc$56607$n1227_1
.sym 16295 $abc$56607$n670
.sym 16296 $abc$56607$n22
.sym 16299 $abc$56607$n896
.sym 16300 UART.tx_activity
.sym 16301 $false
.sym 16302 $false
.sym 16305 wr_cnt[1]
.sym 16306 ring_wr[0]
.sym 16307 wr_cnt[2]
.sym 16308 ring_wr[1]
.sym 16311 wr_cnt[1]
.sym 16312 ring_wr[0]
.sym 16313 $false
.sym 16314 $false
.sym 16317 $abc$56607$n1226
.sym 16318 $abc$56607$n1228
.sym 16319 $false
.sym 16320 $false
.sym 16323 $abc$56607$n22
.sym 16324 init_ram_cnt[1]
.sym 16325 $abc$56607$n1220
.sym 16326 $abc$56607$n1223
.sym 16327 $abc$56607$n1018$2
.sym 16328 CLK$2$2
.sym 16329 $false
.sym 16332 $abc$56607$n1959
.sym 16333 $abc$56607$n1961
.sym 16334 $abc$56607$n1963
.sym 16335 $abc$56607$n1965
.sym 16336 $abc$56607$n1967
.sym 16404 $false
.sym 16405 UART.tx_clk_counter[0]
.sym 16406 $false
.sym 16407 $true$2
.sym 16410 UART.tx_clk_counter[1]
.sym 16411 UART.tx_clk_counter[0]
.sym 16412 $abc$56607$n897
.sym 16413 $false
.sym 16422 $abc$56607$n1541
.sym 16423 $abc$56607$n895
.sym 16424 $false
.sym 16425 $false
.sym 16434 UART.tx_clk_counter[1]
.sym 16435 UART.tx_clk_counter[0]
.sym 16436 UART.tx_activity
.sym 16437 $false
.sym 16450 $abc$56607$n1315
.sym 16451 CLK$2$2
.sym 16452 $abc$56607$n35$2
.sym 16497 $abc$56607$n901
.sym 16555 KEYBOARD.row_time[2]
.sym 16556 KEYBOARD.row_time[3]
.sym 16557 KEYBOARD.row_time[4]
.sym 16558 KEYBOARD.row_time[5]
.sym 16559 KEYBOARD.row_time[6]
.sym 16560 KEYBOARD.row_time[7]
.sym 16628 $abc$56607$n730
.sym 16629 $abc$56607$n707
.sym 16630 $false
.sym 16631 $false
.sym 16634 $abc$56607$n698
.sym 16635 $abc$56607$n699
.sym 16636 $false
.sym 16637 $false
.sym 16640 KEYBOARD.row_time[4]
.sym 16641 KEYBOARD.row_time[5]
.sym 16642 $abc$56607$n698
.sym 16643 $abc$56607$n707
.sym 16646 $abc$56607$n684
.sym 16647 $abc$56607$n700
.sym 16648 KEYBOARD.row_time[4]
.sym 16649 KEYBOARD.row_time[5]
.sym 16652 KEYBOARD.row_time[2]
.sym 16653 KEYBOARD.row_time[3]
.sym 16654 KEYBOARD.row_time[6]
.sym 16655 KEYBOARD.row_time[7]
.sym 16664 $abc$56607$n694
.sym 16665 $abc$56607$n700
.sym 16666 $false
.sym 16667 $false
.sym 16670 I2C.SDAF
.sym 16671 $false
.sym 16672 $false
.sym 16673 $false
.sym 16674 $abc$56607$n1501
.sym 16675 CLK$2$2
.sym 16676 $abc$56607$n35$2
.sym 16677 KBD_COLUMNS[6]$2
.sym 16679 KBD_COLUMNS[7]$2
.sym 16681 KEYBOARD.row_time[8]
.sym 16682 KEYBOARD.row_time[9]
.sym 16683 KEYBOARD.row_time[10]
.sym 16684 KEYBOARD.row_time[11]
.sym 16685 KEYBOARD.row_time[12]
.sym 16686 KEYBOARD.row_time[13]
.sym 16687 KEYBOARD.row_time[14]
.sym 16688 KEYBOARD.row_time[15]
.sym 16791 I2C.FLT_SDA.counter[0]
.sym 16792 I2C.FLT_SDA.counter[1]
.sym 16793 $false
.sym 16794 $false
.sym 16797 $abc$56607$n2481
.sym 16798 $abc$56607$n1632
.sym 16799 $abc$56607$n1004
.sym 16800 $false
.sym 16803 $abc$56607$n2480
.sym 16804 I2C.FLT_SDA.out
.sym 16805 I2C.SDAF
.sym 16806 $false
.sym 16809 $false
.sym 16810 I2C.FLT_SDA.counter[0]
.sym 16811 $false
.sym 16812 $true$2
.sym 16815 I2C.FLT_SDA.out
.sym 16816 I2C.SDAF
.sym 16817 $abc$56607$n1003
.sym 16818 $false
.sym 16821 $abc$56607$n2480
.sym 16822 $false
.sym 16823 $false
.sym 16824 $false
.sym 16827 $abc$56607$n2481
.sym 16828 $false
.sym 16829 $false
.sym 16830 $false
.sym 16833 $abc$56607$n1003
.sym 16834 $abc$56607$n1632
.sym 16835 $false
.sym 16836 $false
.sym 16837 $abc$56607$n1502
.sym 16838 CLK$2$2
.sym 16839 $abc$56607$n35$2
.sym 16840 $abc$56607$n698
.sym 16841 $abc$56607$n713
.sym 16842 $abc$56607$n731
.sym 16843 $abc$56607$n681
.sym 16844 $abc$56607$n682
.sym 16845 $abc$56607$n687
.sym 16846 $abc$56607$n688
.sym 16847 KEYBOARD.report[2][4]
.sym 16914 $abc$56607$n681
.sym 16915 $abc$56607$n682
.sym 16916 $abc$56607$n683
.sym 16917 $abc$56607$n690
.sym 16920 KEYBOARD.row_time[3]
.sym 16921 KEYBOARD.row_time[2]
.sym 16922 KEYBOARD.row_time[0]
.sym 16923 KEYBOARD.row_time[1]
.sym 16926 KEYBOARD.row_time[5]
.sym 16927 KEYBOARD.row_time[7]
.sym 16928 KEYBOARD.row_time[6]
.sym 16929 KEYBOARD.row_time[4]
.sym 16932 KEYBOARD.row_time[4]
.sym 16933 KEYBOARD.row_time[5]
.sym 16934 KEYBOARD.row_time[6]
.sym 16935 KEYBOARD.row_time[7]
.sym 16938 KEYBOARD.row_time[4]
.sym 16939 KEYBOARD.row_time[6]
.sym 16940 KEYBOARD.row_time[7]
.sym 16941 KEYBOARD.row_time[5]
.sym 16944 KEYBOARD.row_time[3]
.sym 16945 $abc$56607$n682
.sym 16946 KEYBOARD.row_time[2]
.sym 16947 $abc$56607$n681
.sym 16950 $abc$56607$n681
.sym 16951 $abc$56607$n687
.sym 16952 $abc$56607$n688
.sym 16953 $abc$56607$n689
.sym 16956 KEYBOARD.row_time[4]
.sym 16957 $abc$56607$n681
.sym 16958 $abc$56607$n731
.sym 16959 KEYBOARD.row_time[5]
.sym 16963 $abc$56607$n1494
.sym 16964 $abc$56607$n2707
.sym 16965 $abc$56607$n1475
.sym 16966 $abc$56607$n1495
.sym 16968 kbd_report[5][4]
.sym 16969 kbd_report[5][5]
.sym 17037 $abc$56607$n954
.sym 17038 $abc$56607$n955
.sym 17039 $abc$56607$n956
.sym 17040 $abc$56607$n957
.sym 17043 KEYBOARD.kbd_code_hid[7]
.sym 17044 kbd_report[5][7]
.sym 17045 kbd_report[5][3]
.sym 17046 KEYBOARD.kbd_code_hid[3]
.sym 17049 kbd_report[5][0]
.sym 17050 kbd_report[5][1]
.sym 17051 kbd_report[5][2]
.sym 17052 kbd_report[5][3]
.sym 17055 KEYBOARD.kbd_code_hid[2]
.sym 17056 kbd_report[5][2]
.sym 17057 kbd_report[5][1]
.sym 17058 KEYBOARD.kbd_code_hid[1]
.sym 17061 KEYBOARD.kbd_code_hid[6]
.sym 17062 kbd_report[5][6]
.sym 17063 kbd_report[5][0]
.sym 17064 KEYBOARD.kbd_code_hid[0]
.sym 17067 $abc$56607$n2461
.sym 17068 $false
.sym 17069 $false
.sym 17070 $false
.sym 17073 $abc$56607$n2465
.sym 17074 $false
.sym 17075 $false
.sym 17076 $false
.sym 17079 $abc$56607$n2458
.sym 17080 $false
.sym 17081 $false
.sym 17082 $false
.sym 17083 $abc$56607$n1407
.sym 17084 CLK$2$2
.sym 17085 $abc$56607$n35$2
.sym 17086 $abc$56607$n968
.sym 17087 $abc$56607$n950
.sym 17088 $abc$56607$n958
.sym 17089 $abc$56607$n901_1
.sym 17090 $abc$56607$n1328
.sym 17091 $abc$56607$n1422
.sym 17092 $abc$56607$n1407
.sym 17093 KEYBOARD.report[1][4]
.sym 17160 $abc$56607$n27
.sym 17161 $abc$56607$n927
.sym 17162 $false
.sym 17163 $false
.sym 17166 $abc$56607$n952
.sym 17167 $abc$56607$n976
.sym 17168 $abc$56607$n959
.sym 17169 $abc$56607$n975
.sym 17172 $abc$56607$n27
.sym 17173 $abc$56607$n944
.sym 17174 $abc$56607$n927
.sym 17175 $false
.sym 17178 $abc$56607$n953
.sym 17179 $abc$56607$n952
.sym 17180 $false
.sym 17181 $false
.sym 17184 $abc$56607$n944
.sym 17185 $abc$56607$n953
.sym 17186 $abc$56607$n962
.sym 17187 $abc$56607$n969
.sym 17190 $abc$56607$n952
.sym 17191 $abc$56607$n962
.sym 17192 $abc$56607$n926
.sym 17193 $false
.sym 17196 $abc$56607$n2465
.sym 17197 $false
.sym 17198 $false
.sym 17199 $false
.sym 17202 $abc$56607$n2464
.sym 17203 $false
.sym 17204 $false
.sym 17205 $false
.sym 17206 $abc$56607$n1450
.sym 17207 CLK$2$2
.sym 17208 $abc$56607$n35$2
.sym 17209 $abc$56607$n966
.sym 17210 $abc$56607$n1210
.sym 17211 $abc$56607$n1179
.sym 17212 $abc$56607$n930
.sym 17213 $abc$56607$n1152
.sym 17214 KEYBOARD.report[4][5]
.sym 17215 KEYBOARD.report[4][7]
.sym 17216 KEYBOARD.report[4][2]
.sym 17283 KEYBOARD.kbd_code_hid[2]
.sym 17284 KEYBOARD.report[1][2]
.sym 17285 $abc$56607$n986
.sym 17286 $abc$56607$n987
.sym 17289 KEYBOARD.report[1][5]
.sym 17290 KEYBOARD.kbd_code_hid[5]
.sym 17291 KEYBOARD.kbd_code_hid[4]
.sym 17292 KEYBOARD.report[1][4]
.sym 17295 kbd_report[5][7]
.sym 17296 KEYBOARD.report[1][7]
.sym 17297 $abc$56607$n312
.sym 17298 $abc$56607$n1113_1
.sym 17301 KEYBOARD.kbd_code_hid[7]
.sym 17302 KEYBOARD.report[1][7]
.sym 17303 KEYBOARD.report[1][6]
.sym 17304 KEYBOARD.kbd_code_hid[6]
.sym 17307 $abc$56607$n1515_1
.sym 17308 $abc$56607$n1514
.sym 17309 $abc$56607$n985_1
.sym 17310 $abc$56607$n952
.sym 17313 $abc$56607$n2459
.sym 17314 $false
.sym 17315 $false
.sym 17316 $false
.sym 17319 $abc$56607$n2464
.sym 17320 $false
.sym 17321 $false
.sym 17322 $false
.sym 17325 $abc$56607$n2460
.sym 17326 $false
.sym 17327 $false
.sym 17328 $false
.sym 17329 $abc$56607$n1407
.sym 17330 CLK$2$2
.sym 17331 $abc$56607$n35$2
.sym 17332 $abc$56607$n1209
.sym 17333 $abc$56607$n1211_1
.sym 17334 $abc$56607$n972
.sym 17335 $abc$56607$n1164
.sym 17336 $abc$56607$n969
.sym 17337 $abc$56607$n973
.sym 17338 KEYBOARD.report[6][7]
.sym 17339 KEYBOARD.report[6][5]
.sym 17406 $abc$56607$n1112
.sym 17407 kbd_report[5][2]
.sym 17408 $abc$56607$n1118
.sym 17409 KEYBOARD.report[3][2]
.sym 17412 $abc$56607$n1112
.sym 17413 kbd_report[5][0]
.sym 17414 $abc$56607$n1114
.sym 17415 KEYBOARD.report[2][0]
.sym 17418 $abc$56607$n1113_1
.sym 17419 $abc$56607$n312
.sym 17420 $false
.sym 17421 $false
.sym 17424 $abc$56607$n1115
.sym 17425 KEYBOARD.report[1][2]
.sym 17426 KEYBOARD.report[2][2]
.sym 17427 $abc$56607$n1114
.sym 17430 $abc$56607$n1115
.sym 17431 KEYBOARD.report[1][0]
.sym 17432 KEYBOARD.report[6][0]
.sym 17433 $abc$56607$n1121
.sym 17436 $abc$56607$n1119
.sym 17437 KEYBOARD.report[4][3]
.sym 17438 KEYBOARD.report[6][3]
.sym 17439 $abc$56607$n1121
.sym 17442 $abc$56607$n1517
.sym 17443 $abc$56607$n1111
.sym 17444 $abc$56607$n1117
.sym 17445 $false
.sym 17448 $abc$56607$n1150
.sym 17449 $abc$56607$n1151
.sym 17450 $false
.sym 17451 $false
.sym 17455 $abc$56607$n907
.sym 17456 $abc$56607$n977
.sym 17457 $abc$56607$n976
.sym 17458 $abc$56607$n906
.sym 17459 $abc$56607$n978
.sym 17460 $abc$56607$n908
.sym 17461 $abc$56607$n980
.sym 17462 KEYBOARD.report[2][3]
.sym 17529 $abc$56607$n1119
.sym 17530 KEYBOARD.report[4][6]
.sym 17531 KEYBOARD.report[6][6]
.sym 17532 $abc$56607$n1121
.sym 17535 $abc$56607$n1127
.sym 17536 KEYBOARD.report[2][6]
.sym 17537 KEYBOARD.report[3][6]
.sym 17538 $abc$56607$n1146
.sym 17541 $abc$56607$n1128
.sym 17542 kbd_report[5][6]
.sym 17543 KEYBOARD.report[6][6]
.sym 17544 $abc$56607$n1142
.sym 17547 $abc$56607$n1143
.sym 17548 KEYBOARD.report[4][6]
.sym 17549 $abc$56607$n1203
.sym 17550 $abc$56607$n1204
.sym 17553 $abc$56607$n1112
.sym 17554 kbd_report[5][1]
.sym 17555 $abc$56607$n1118
.sym 17556 KEYBOARD.report[3][1]
.sym 17559 $abc$56607$n1128
.sym 17560 kbd_report[5][1]
.sym 17561 $abc$56607$n1146
.sym 17562 KEYBOARD.report[3][1]
.sym 17565 wr_cnt[1]
.sym 17566 wr_cnt[2]
.sym 17567 $abc$56607$n321
.sym 17568 $false
.sym 17571 $abc$56607$n2464
.sym 17572 $false
.sym 17573 $false
.sym 17574 $false
.sym 17575 $abc$56607$n1435
.sym 17576 CLK$2$2
.sym 17577 $abc$56607$n35$2
.sym 17578 $abc$56607$n791
.sym 17579 $abc$56607$n1143
.sym 17580 $abc$56607$n1113_1
.sym 17581 $abc$56607$n1114
.sym 17582 $abc$56607$n305
.sym 17583 $abc$56607$n2708
.sym 17584 KEYBOARD.report[4][3]
.sym 17585 KEYBOARD.report[4][1]
.sym 17652 $abc$56607$n312
.sym 17653 $abc$56607$n1113_1
.sym 17654 $false
.sym 17655 $false
.sym 17658 $abc$56607$n1141
.sym 17659 $abc$56607$n1144
.sym 17660 $false
.sym 17661 $false
.sym 17664 wr_cnt[1]
.sym 17665 $abc$56607$n321
.sym 17666 wr_cnt[2]
.sym 17667 $false
.sym 17670 $abc$56607$n1126
.sym 17671 KEYBOARD.report[1][1]
.sym 17672 KEYBOARD.report[2][1]
.sym 17673 $abc$56607$n1127
.sym 17676 $abc$56607$n1114
.sym 17677 KEYBOARD.report[2][1]
.sym 17678 $abc$56607$n1135
.sym 17679 $abc$56607$n1138
.sym 17688 wr_cnt[1]
.sym 17689 wr_cnt[2]
.sym 17690 $abc$56607$n321
.sym 17691 $false
.sym 17694 $abc$56607$n2459
.sym 17695 $false
.sym 17696 $false
.sym 17697 $false
.sym 17698 $abc$56607$n1435
.sym 17699 CLK$2$2
.sym 17700 $abc$56607$n35$2
.sym 17701 $abc$56607$n793
.sym 17702 $abc$56607$n1232
.sym 17703 $abc$56607$n736
.sym 17704 $abc$56607$n1007
.sym 17705 $abc$56607$n746
.sym 17706 $abc$56607$n842
.sym 17707 $abc$56607$n1018
.sym 17708 last_isr
.sym 17775 $abc$56607$n757
.sym 17776 $abc$56607$n791
.sym 17777 $abc$56607$n770
.sym 17778 $false
.sym 17781 $abc$56607$n759
.sym 17782 $abc$56607$n758
.sym 17783 I2C.FLT_SCL.RESET
.sym 17784 $abc$56607$n757
.sym 17787 $abc$56607$n733
.sym 17788 $abc$56607$n771
.sym 17789 I2C.FLT_SCL.RESET
.sym 17790 $abc$56607$n757
.sym 17793 $abc$56607$n733
.sym 17794 $abc$56607$n812
.sym 17795 $abc$56607$n673
.sym 17796 $false
.sym 17799 KEYBOARD.isr
.sym 17800 last_isr
.sym 17801 $false
.sym 17802 $false
.sym 17805 $abc$56607$n733
.sym 17806 $abc$56607$n22
.sym 17807 $false
.sym 17808 $false
.sym 17811 $abc$56607$n811
.sym 17812 $abc$56607$n755
.sym 17813 $false
.sym 17814 $false
.sym 17817 $abc$56607$n842
.sym 17818 $abc$56607$n759
.sym 17819 $abc$56607$n770
.sym 17820 $false
.sym 17828 $abc$56607$n2577
.sym 17829 $abc$56607$n755
.sym 17831 temp_output_report[1]
.sym 17898 i2c_input_data_type[0]
.sym 17899 $false
.sym 17900 $false
.sym 17901 $false
.sym 17904 $abc$56607$n670
.sym 17905 $abc$56607$n22
.sym 17906 $false
.sym 17907 $false
.sym 17910 $abc$56607$n842
.sym 17911 $abc$56607$n755
.sym 17912 $false
.sym 17913 $false
.sym 17916 i2c_input_data_type[1]
.sym 17917 i2c_input_data_type[0]
.sym 17918 i2c_input_data_type[3]
.sym 17919 i2c_input_data_type[2]
.sym 17922 i2c_input_data_type[1]
.sym 17923 i2c_input_data_type[3]
.sym 17924 i2c_input_data_type[0]
.sym 17925 i2c_input_data_type[2]
.sym 17928 i2c_input_data_type[2]
.sym 17929 $false
.sym 17930 $false
.sym 17931 $false
.sym 17934 i2c_input_data_type[1]
.sym 17935 $false
.sym 17936 $false
.sym 17937 $false
.sym 17940 I2C.received_byte[2]
.sym 17941 $false
.sym 17942 $false
.sym 17943 $false
.sym 17944 $abc$56607$n1113
.sym 17945 CLK$2$2
.sym 17946 $false
.sym 17947 $abc$56607$n742
.sym 17948 $abc$56607$n762
.sym 17949 $13\int_tmr[19:0][0]
.sym 17951 $abc$56607$n761
.sym 17952 $abc$56607$n744
.sym 17953 $abc$56607$n743
.sym 17954 int_tmr[1]
.sym 17983 $true
.sym 18020 wr_cnt[0]$3
.sym 18021 $false
.sym 18022 wr_cnt[0]
.sym 18023 $false
.sym 18024 $false
.sym 18026 $auto$alumacc.cc:470:replace_alu$12138.C[2]
.sym 18028 wr_cnt[1]
.sym 18029 $false
.sym 18033 $false
.sym 18034 wr_cnt[2]
.sym 18035 $true$2
.sym 18036 $auto$alumacc.cc:470:replace_alu$12138.C[2]
.sym 18039 $abc$56607$n773
.sym 18040 $abc$56607$n842
.sym 18041 $abc$56607$n988
.sym 18042 $abc$56607$n754
.sym 18045 $abc$56607$n768
.sym 18046 $abc$56607$n772
.sym 18047 $false
.sym 18048 $false
.sym 18051 uart_double_ff
.sym 18052 $abc$56607$n774
.sym 18053 $abc$56607$n762
.sym 18054 $false
.sym 18057 last_uart_active
.sym 18058 $abc$56607$n741
.sym 18059 UART.tx_activity
.sym 18060 $abc$56607$n769
.sym 18063 $abc$56607$n774
.sym 18064 $abc$56607$n747
.sym 18065 $false
.sym 18066 $false
.sym 18067 $abc$56607$n881
.sym 18068 CLK$2$2
.sym 18069 $abc$56607$n35$2
.sym 18070 $abc$56607$n1501_1
.sym 18071 $abc$56607$n985
.sym 18072 $abc$56607$n938
.sym 18074 COM_DCD$2
.sym 18076 $abc$56607$n782
.sym 18077 LED1$2
.sym 18106 $false
.sym 18143 $auto$maccmap.cc:240:synth$13026.C[5]
.sym 18145 $abc$56607$n2549
.sym 18146 $abc$56607$n2551
.sym 18149 $auto$maccmap.cc:240:synth$13026.C[6]
.sym 18150 $false
.sym 18151 $2\ring_wr[3:0][2]
.sym 18152 $abc$56607$n2671
.sym 18153 $auto$maccmap.cc:240:synth$13026.C[5]
.sym 18155 $auto$maccmap.cc:240:synth$13026.C[7]
.sym 18156 $false
.sym 18157 $2\ring_wr[3:0][3]
.sym 18158 $false
.sym 18159 $auto$maccmap.cc:240:synth$13026.C[6]
.sym 18162 $false
.sym 18163 $false
.sym 18164 $false
.sym 18165 $auto$maccmap.cc:240:synth$13026.C[7]
.sym 18168 $abc$56607$n741
.sym 18169 UART.tx_activity
.sym 18170 last_uart_active
.sym 18171 $abc$56607$n988
.sym 18174 $abc$56607$n761
.sym 18175 UART_WR
.sym 18176 $abc$56607$n769
.sym 18177 $abc$56607$n753
.sym 18180 $abc$56607$n778
.sym 18181 $abc$56607$n867
.sym 18182 $false
.sym 18183 $false
.sym 18186 UART.tx_activity
.sym 18187 $false
.sym 18188 $false
.sym 18189 $false
.sym 18190 $abc$56607$n1227
.sym 18191 CLK$2$2
.sym 18192 $abc$56607$n35$2
.sym 18193 $abc$56607$n2546
.sym 18194 $abc$56607$n1221_1
.sym 18195 $abc$56607$n1243
.sym 18196 $abc$56607$n1953
.sym 18197 $abc$56607$n1234
.sym 18198 $abc$56607$n1239
.sym 18199 $abc$56607$n1242
.sym 18200 int_tmr[19]
.sym 18267 $false
.sym 18268 wr_cnt[0]
.sym 18269 $false
.sym 18270 $false
.sym 18273 $2\ring_wr[3:0][1]
.sym 18274 $2\ring_wr[3:0][3]
.sym 18275 $false
.sym 18276 $false
.sym 18279 $abc$56607$n1949
.sym 18280 $6\report_data_wadr[7:0][7]
.sym 18281 $abc$56607$n670
.sym 18282 $abc$56607$n22
.sym 18285 $2\ring_wr[3:0][1]
.sym 18286 $2\ring_wr[3:0][3]
.sym 18287 $false
.sym 18288 $false
.sym 18291 $abc$56607$n1239
.sym 18292 $abc$56607$n2549
.sym 18293 $abc$56607$n2551
.sym 18294 $abc$56607$n670
.sym 18297 $abc$56607$n1220
.sym 18298 $abc$56607$n1961
.sym 18299 $abc$56607$n1236_1
.sym 18300 $abc$56607$n22
.sym 18303 $abc$56607$n1220
.sym 18304 $abc$56607$n1967
.sym 18305 $abc$56607$n22
.sym 18306 $abc$56607$n1249_1
.sym 18309 $abc$56607$n1220
.sym 18310 $abc$56607$n1221_1
.sym 18311 $abc$56607$n771
.sym 18312 $6\report_data_wadr[7:0][0]
.sym 18313 $abc$56607$n1018$2
.sym 18314 CLK$2$2
.sym 18315 $false
.sym 18317 $6\report_data_wadr[7:0][5]
.sym 18318 $6\report_data_wadr[7:0][6]
.sym 18319 $6\report_data_wadr[7:0][7]
.sym 18320 $abc$56607$n2680
.sym 18321 $abc$56607$n2681
.sym 18322 $abc$56607$n2678
.sym 18396 $abc$56607$n1946
.sym 18397 $6\report_data_wadr[7:0][6]
.sym 18398 $abc$56607$n670
.sym 18399 $abc$56607$n22
.sym 18408 $abc$56607$n1943
.sym 18409 $6\report_data_wadr[7:0][5]
.sym 18410 $abc$56607$n670
.sym 18411 $abc$56607$n22
.sym 18414 $abc$56607$n1220
.sym 18415 $abc$56607$n1965
.sym 18416 $abc$56607$n22
.sym 18417 $abc$56607$n1247
.sym 18432 $abc$56607$n1220
.sym 18433 $abc$56607$n1963
.sym 18434 $abc$56607$n22
.sym 18435 $abc$56607$n1245
.sym 18436 $abc$56607$n1018$2
.sym 18437 CLK$2$2
.sym 18438 $false
.sym 18446 $abc$56607$n22
.sym 18475 $true
.sym 18512 init_ram_cnt[1]$3
.sym 18513 $false
.sym 18514 init_ram_cnt[1]
.sym 18515 $false
.sym 18516 $false
.sym 18518 $auto$alumacc.cc:470:replace_alu$12144.C[3]
.sym 18520 init_ram_cnt[2]
.sym 18521 $true$2
.sym 18524 $auto$alumacc.cc:470:replace_alu$12144.C[4]
.sym 18525 $false
.sym 18526 init_ram_cnt[3]
.sym 18527 $false
.sym 18528 $auto$alumacc.cc:470:replace_alu$12144.C[3]
.sym 18530 $auto$alumacc.cc:470:replace_alu$12144.C[5]
.sym 18531 $false
.sym 18532 init_ram_cnt[4]
.sym 18533 $true$2
.sym 18534 $auto$alumacc.cc:470:replace_alu$12144.C[4]
.sym 18536 $auto$alumacc.cc:470:replace_alu$12144.C[6]
.sym 18537 $false
.sym 18538 init_ram_cnt[5]
.sym 18539 $true$2
.sym 18540 $auto$alumacc.cc:470:replace_alu$12144.C[5]
.sym 18542 $auto$alumacc.cc:470:replace_alu$12144.C[7]
.sym 18543 $false
.sym 18544 init_ram_cnt[6]
.sym 18545 $true$2
.sym 18546 $auto$alumacc.cc:470:replace_alu$12144.C[6]
.sym 18549 $false
.sym 18550 init_ram_cnt[7]
.sym 18551 $true$2
.sym 18552 $auto$alumacc.cc:470:replace_alu$12144.C[7]
.sym 18698 $true
.sym 18735 KEYBOARD.row_time[0]$2
.sym 18736 $false
.sym 18737 KEYBOARD.row_time[0]
.sym 18738 $false
.sym 18739 $false
.sym 18741 $auto$alumacc.cc:470:replace_alu$12194.C[2]
.sym 18743 $false
.sym 18744 KEYBOARD.row_time[1]
.sym 18747 $auto$alumacc.cc:470:replace_alu$12194.C[3]
.sym 18748 $false
.sym 18749 $false
.sym 18750 KEYBOARD.row_time[2]
.sym 18751 $auto$alumacc.cc:470:replace_alu$12194.C[2]
.sym 18753 $auto$alumacc.cc:470:replace_alu$12194.C[4]
.sym 18754 $false
.sym 18755 $false
.sym 18756 KEYBOARD.row_time[3]
.sym 18757 $auto$alumacc.cc:470:replace_alu$12194.C[3]
.sym 18759 $auto$alumacc.cc:470:replace_alu$12194.C[5]
.sym 18760 $false
.sym 18761 $false
.sym 18762 KEYBOARD.row_time[4]
.sym 18763 $auto$alumacc.cc:470:replace_alu$12194.C[4]
.sym 18765 $auto$alumacc.cc:470:replace_alu$12194.C[6]
.sym 18766 $false
.sym 18767 $false
.sym 18768 KEYBOARD.row_time[5]
.sym 18769 $auto$alumacc.cc:470:replace_alu$12194.C[5]
.sym 18771 $auto$alumacc.cc:470:replace_alu$12194.C[7]
.sym 18772 $false
.sym 18773 $false
.sym 18774 KEYBOARD.row_time[6]
.sym 18775 $auto$alumacc.cc:470:replace_alu$12194.C[6]
.sym 18777 $auto$alumacc.cc:470:replace_alu$12194.C[8]
.sym 18778 $false
.sym 18779 $false
.sym 18780 KEYBOARD.row_time[7]
.sym 18781 $auto$alumacc.cc:470:replace_alu$12194.C[7]
.sym 18782 $abc$56607$n1490$2
.sym 18783 CLK$2$2
.sym 18784 $abc$56607$n33$2
.sym 18861 $auto$alumacc.cc:470:replace_alu$12194.C[8]
.sym 18898 $auto$alumacc.cc:470:replace_alu$12194.C[9]
.sym 18899 $false
.sym 18900 $false
.sym 18901 KEYBOARD.row_time[8]
.sym 18902 $auto$alumacc.cc:470:replace_alu$12194.C[8]
.sym 18904 $auto$alumacc.cc:470:replace_alu$12194.C[10]
.sym 18905 $false
.sym 18906 $false
.sym 18907 KEYBOARD.row_time[9]
.sym 18908 $auto$alumacc.cc:470:replace_alu$12194.C[9]
.sym 18910 $auto$alumacc.cc:470:replace_alu$12194.C[11]
.sym 18911 $false
.sym 18912 $false
.sym 18913 KEYBOARD.row_time[10]
.sym 18914 $auto$alumacc.cc:470:replace_alu$12194.C[10]
.sym 18916 $auto$alumacc.cc:470:replace_alu$12194.C[12]
.sym 18917 $false
.sym 18918 $false
.sym 18919 KEYBOARD.row_time[11]
.sym 18920 $auto$alumacc.cc:470:replace_alu$12194.C[11]
.sym 18922 $auto$alumacc.cc:470:replace_alu$12194.C[13]
.sym 18923 $false
.sym 18924 $false
.sym 18925 KEYBOARD.row_time[12]
.sym 18926 $auto$alumacc.cc:470:replace_alu$12194.C[12]
.sym 18928 $auto$alumacc.cc:470:replace_alu$12194.C[14]
.sym 18929 $false
.sym 18930 $false
.sym 18931 KEYBOARD.row_time[13]
.sym 18932 $auto$alumacc.cc:470:replace_alu$12194.C[13]
.sym 18934 $auto$alumacc.cc:470:replace_alu$12194.C[15]
.sym 18935 $false
.sym 18936 $false
.sym 18937 KEYBOARD.row_time[14]
.sym 18938 $auto$alumacc.cc:470:replace_alu$12194.C[14]
.sym 18941 $false
.sym 18942 $false
.sym 18943 KEYBOARD.row_time[15]
.sym 18944 $auto$alumacc.cc:470:replace_alu$12194.C[15]
.sym 18945 $abc$56607$n1490$2
.sym 18946 CLK$2$2
.sym 18947 $abc$56607$n33$2
.sym 19022 $abc$56607$n681
.sym 19023 $abc$56607$n687
.sym 19024 KEYBOARD.row_time[8]
.sym 19025 KEYBOARD.row_time[9]
.sym 19028 KEYBOARD.row_time[4]
.sym 19029 KEYBOARD.row_time[5]
.sym 19030 KEYBOARD.row_time[2]
.sym 19031 KEYBOARD.row_time[3]
.sym 19034 $abc$56607$n688
.sym 19035 KEYBOARD.row_time[10]
.sym 19036 KEYBOARD.row_time[11]
.sym 19037 $false
.sym 19040 KEYBOARD.row_time[12]
.sym 19041 KEYBOARD.row_time[14]
.sym 19042 KEYBOARD.row_time[15]
.sym 19043 KEYBOARD.row_time[13]
.sym 19046 KEYBOARD.row_time[8]
.sym 19047 KEYBOARD.row_time[9]
.sym 19048 KEYBOARD.row_time[10]
.sym 19049 KEYBOARD.row_time[11]
.sym 19052 KEYBOARD.row_time[10]
.sym 19053 KEYBOARD.row_time[11]
.sym 19054 $false
.sym 19055 $false
.sym 19058 KEYBOARD.row_time[8]
.sym 19059 KEYBOARD.row_time[9]
.sym 19060 $false
.sym 19061 $false
.sym 19064 $abc$56607$n2462
.sym 19065 $false
.sym 19066 $false
.sym 19067 $false
.sym 19068 $abc$56607$n1435
.sym 19069 CLK$2$2
.sym 19070 $abc$56607$n35$2
.sym 19145 $abc$56607$n27
.sym 19146 $abc$56607$n912
.sym 19147 I2C.FLT_SCL.RESET
.sym 19148 $false
.sym 19151 $abc$56607$n2231
.sym 19152 KEYBOARD.row_counter[0]
.sym 19153 KEYBOARD.row_counter[1]
.sym 19154 $abc$56607$n2237
.sym 19157 $abc$56607$n932
.sym 19158 $abc$56607$n934
.sym 19159 $abc$56607$n1494
.sym 19160 $false
.sym 19163 $abc$56607$n27
.sym 19164 I2C.FLT_SCL.RESET
.sym 19165 $abc$56607$n912
.sym 19166 $false
.sym 19175 $abc$56607$n2462
.sym 19176 $false
.sym 19177 $false
.sym 19178 $false
.sym 19181 $abc$56607$n2463
.sym 19182 $false
.sym 19183 $false
.sym 19184 $false
.sym 19191 $abc$56607$n1407
.sym 19192 CLK$2$2
.sym 19193 $abc$56607$n35$2
.sym 19268 $abc$56607$n969
.sym 19269 $abc$56607$n952
.sym 19270 $false
.sym 19271 $false
.sym 19274 $abc$56607$n1494
.sym 19275 $abc$56607$n933
.sym 19276 $false
.sym 19277 $false
.sym 19280 $abc$56607$n1495
.sym 19281 $abc$56607$n959
.sym 19282 $false
.sym 19283 $false
.sym 19286 $abc$56607$n1494
.sym 19287 $abc$56607$n928
.sym 19288 $abc$56607$n926
.sym 19289 $false
.sym 19292 $abc$56607$n1475
.sym 19293 $abc$56607$n1495
.sym 19294 $abc$56607$n901_1
.sym 19295 $abc$56607$n1477
.sym 19298 $abc$56607$n1494
.sym 19299 $abc$56607$n928
.sym 19300 $abc$56607$n958
.sym 19301 $abc$56607$n961
.sym 19304 $abc$56607$n950
.sym 19305 $abc$56607$n951
.sym 19306 $abc$56607$n901_1
.sym 19307 $abc$56607$n958
.sym 19310 $abc$56607$n2462
.sym 19311 $false
.sym 19312 $false
.sym 19313 $false
.sym 19314 $abc$56607$n1450
.sym 19315 CLK$2$2
.sym 19316 $abc$56607$n35$2
.sym 19391 KEYBOARD.kbd_code_hid[3]
.sym 19392 KEYBOARD.report[4][3]
.sym 19393 KEYBOARD.report[4][1]
.sym 19394 KEYBOARD.kbd_code_hid[1]
.sym 19397 $abc$56607$n1119
.sym 19398 KEYBOARD.report[4][7]
.sym 19399 $abc$56607$n1211_1
.sym 19400 $abc$56607$n1212
.sym 19403 kbd_report[5][4]
.sym 19404 KEYBOARD.report[1][4]
.sym 19405 $abc$56607$n312
.sym 19406 $abc$56607$n1113_1
.sym 19409 KEYBOARD.report[4][0]
.sym 19410 KEYBOARD.report[4][1]
.sym 19411 KEYBOARD.report[4][2]
.sym 19412 KEYBOARD.report[4][3]
.sym 19415 $abc$56607$n1119
.sym 19416 KEYBOARD.report[4][2]
.sym 19417 KEYBOARD.report[6][2]
.sym 19418 $abc$56607$n1121
.sym 19421 $abc$56607$n2463
.sym 19422 $false
.sym 19423 $false
.sym 19424 $false
.sym 19427 $abc$56607$n2465
.sym 19428 $false
.sym 19429 $false
.sym 19430 $false
.sym 19433 $abc$56607$n2460
.sym 19434 $false
.sym 19435 $false
.sym 19436 $false
.sym 19437 $abc$56607$n1422
.sym 19438 CLK$2$2
.sym 19439 $abc$56607$n35$2
.sym 19514 $abc$56607$n1118
.sym 19515 KEYBOARD.report[3][7]
.sym 19516 $abc$56607$n1213
.sym 19517 $abc$56607$n1210
.sym 19520 $abc$56607$n1114
.sym 19521 KEYBOARD.report[2][7]
.sym 19522 $false
.sym 19523 $false
.sym 19526 KEYBOARD.kbd_code_hid[2]
.sym 19527 KEYBOARD.report[3][2]
.sym 19528 KEYBOARD.report[3][0]
.sym 19529 KEYBOARD.kbd_code_hid[0]
.sym 19532 $abc$56607$n1118
.sym 19533 KEYBOARD.report[3][3]
.sym 19534 $abc$56607$n1114
.sym 19535 KEYBOARD.report[2][3]
.sym 19538 $abc$56607$n970
.sym 19539 $abc$56607$n971
.sym 19540 $abc$56607$n972
.sym 19541 $abc$56607$n973
.sym 19544 KEYBOARD.kbd_code_hid[6]
.sym 19545 KEYBOARD.report[3][6]
.sym 19546 KEYBOARD.report[3][1]
.sym 19547 KEYBOARD.kbd_code_hid[1]
.sym 19550 KEYBOARD.kbd_code_hid[7]
.sym 19551 $false
.sym 19552 $false
.sym 19553 $false
.sym 19556 KEYBOARD.kbd_code_hid[5]
.sym 19557 $false
.sym 19558 $false
.sym 19559 $false
.sym 19560 $abc$56607$n1328
.sym 19561 CLK$2$2
.sym 19562 $abc$56607$n27
.sym 19637 KEYBOARD.report[2][4]
.sym 19638 KEYBOARD.report[2][5]
.sym 19639 KEYBOARD.report[2][6]
.sym 19640 KEYBOARD.report[2][7]
.sym 19643 KEYBOARD.kbd_code_hid[7]
.sym 19644 KEYBOARD.report[2][7]
.sym 19645 KEYBOARD.report[2][3]
.sym 19646 KEYBOARD.kbd_code_hid[3]
.sym 19649 $abc$56607$n977
.sym 19650 $abc$56607$n978
.sym 19651 $abc$56607$n979_1
.sym 19652 $abc$56607$n980
.sym 19655 $abc$56607$n907
.sym 19656 $abc$56607$n908
.sym 19657 $false
.sym 19658 $false
.sym 19661 KEYBOARD.kbd_code_hid[4]
.sym 19662 KEYBOARD.report[2][4]
.sym 19663 KEYBOARD.report[2][0]
.sym 19664 KEYBOARD.kbd_code_hid[0]
.sym 19667 KEYBOARD.report[2][0]
.sym 19668 KEYBOARD.report[2][1]
.sym 19669 KEYBOARD.report[2][2]
.sym 19670 KEYBOARD.report[2][3]
.sym 19673 KEYBOARD.kbd_code_hid[6]
.sym 19674 KEYBOARD.report[2][6]
.sym 19675 KEYBOARD.report[2][1]
.sym 19676 KEYBOARD.kbd_code_hid[1]
.sym 19679 $abc$56607$n2461
.sym 19680 $false
.sym 19681 $false
.sym 19682 $false
.sym 19683 $abc$56607$n1435
.sym 19684 CLK$2$2
.sym 19685 $abc$56607$n35$2
.sym 19760 wr_cnt[0]
.sym 19761 wr_cnt[2]
.sym 19762 wr_cnt[1]
.sym 19763 wr_cnt[3]
.sym 19766 $abc$56607$n321
.sym 19767 wr_cnt[2]
.sym 19768 wr_cnt[1]
.sym 19769 $false
.sym 19772 wr_cnt[0]
.sym 19773 wr_cnt[1]
.sym 19774 $abc$56607$n305
.sym 19775 $false
.sym 19778 $abc$56607$n305
.sym 19779 $abc$56607$n312
.sym 19780 wr_cnt[0]
.sym 19781 wr_cnt[1]
.sym 19784 $false
.sym 19785 wr_cnt[0]
.sym 19786 $false
.sym 19787 $true$2
.sym 19790 KEYBOARD.row_counter[0]
.sym 19791 KEYBOARD.row_counter[1]
.sym 19792 $abc$56607$n2231
.sym 19793 $abc$56607$n2237
.sym 19796 $abc$56607$n2461
.sym 19797 $false
.sym 19798 $false
.sym 19799 $false
.sym 19802 $abc$56607$n2459
.sym 19803 $false
.sym 19804 $false
.sym 19805 $false
.sym 19806 $abc$56607$n1422
.sym 19807 CLK$2$2
.sym 19808 $abc$56607$n35$2
.sym 19883 $abc$56607$n757
.sym 19884 $abc$56607$n791
.sym 19885 $abc$56607$n736
.sym 19886 $abc$56607$n733
.sym 19889 $abc$56607$n746
.sym 19890 $abc$56607$n758
.sym 19891 I2C.FLT_SCL.RESET
.sym 19892 $false
.sym 19895 I2C.FLT_SCL.RESET
.sym 19896 $abc$56607$n22
.sym 19897 $false
.sym 19898 $false
.sym 19901 $abc$56607$n770
.sym 19902 $abc$56607$n758
.sym 19903 I2C.FLT_SCL.RESET
.sym 19904 $false
.sym 19907 KEYBOARD.isr
.sym 19908 last_isr
.sym 19909 $false
.sym 19910 $false
.sym 19913 $abc$56607$n733
.sym 19914 $abc$56607$n736
.sym 19915 $false
.sym 19916 $false
.sym 19919 $abc$56607$n770
.sym 19920 $abc$56607$n793
.sym 19921 $false
.sym 19922 $false
.sym 19925 KEYBOARD.isr
.sym 19926 $false
.sym 19927 $false
.sym 19928 $false
.sym 19929 $abc$56607$n1232
.sym 19930 CLK$2$2
.sym 19931 $abc$56607$n35$2
.sym 19968 $true
.sym 20005 $abc$56607$n270$2
.sym 20006 $false
.sym 20007 $abc$56607$n270
.sym 20008 $false
.sym 20009 $false
.sym 20011 $auto$alumacc.cc:470:replace_alu$12087.C[2]
.sym 20013 $false
.sym 20014 $abc$56607$n269
.sym 20017 $auto$alumacc.cc:470:replace_alu$12087.C[3]
.sym 20019 $true$2
.sym 20020 $abc$56607$n2620
.sym 20023 $abc$56607$n2577$2
.sym 20025 $false
.sym 20026 $abc$56607$n266
.sym 20033 $abc$56607$n2577$2
.sym 20036 $abc$56607$n744
.sym 20037 $abc$56607$n745
.sym 20038 $abc$56607$n746
.sym 20039 $false
.sym 20048 I2C.received_byte[1]
.sym 20049 $false
.sym 20050 $false
.sym 20051 $false
.sym 20052 $abc$56607$n1113
.sym 20053 CLK$2$2
.sym 20054 $false
.sym 20129 $abc$56607$n842
.sym 20130 $abc$56607$n743
.sym 20131 $abc$56607$n746
.sym 20132 $false
.sym 20135 $abc$56607$n667
.sym 20136 $abc$56607$n747
.sym 20137 $abc$56607$n743
.sym 20138 $abc$56607$n746
.sym 20141 $false
.sym 20142 $true$2
.sym 20143 int_tmr[0]
.sym 20144 $false
.sym 20153 $abc$56607$n842
.sym 20154 UART.tx_activity
.sym 20155 last_uart_active
.sym 20156 $abc$56607$n762
.sym 20159 wr_cnt[0]
.sym 20160 wr_cnt[1]
.sym 20161 wr_cnt[2]
.sym 20162 wr_cnt[3]
.sym 20165 $abc$56607$n745
.sym 20166 $abc$56607$n744
.sym 20167 $false
.sym 20168 $false
.sym 20171 $abc$56607$n667
.sym 20172 int_tmr[1]
.sym 20173 $false
.sym 20174 $false
.sym 20175 $abc$56607$n938
.sym 20176 CLK$2$2
.sym 20177 $abc$56607$n35$2
.sym 20252 $abc$56607$n1500
.sym 20253 $abc$56607$n1498
.sym 20254 $abc$56607$n667
.sym 20255 $false
.sym 20258 $abc$56607$n1501_1
.sym 20259 $abc$56607$n781
.sym 20260 $false
.sym 20261 $false
.sym 20264 $abc$56607$n782
.sym 20265 $abc$56607$n781
.sym 20266 $abc$56607$n1501_1
.sym 20267 $false
.sym 20276 LED1$2
.sym 20277 $false
.sym 20278 $false
.sym 20279 $false
.sym 20288 int_tmr[19]
.sym 20289 int_tmr[0]
.sym 20290 UART_WR
.sym 20291 $abc$56607$n761
.sym 20294 $abc$56607$n667
.sym 20295 $abc$56607$n670
.sym 20296 I2C.FLT_SCL.RESET
.sym 20297 $false
.sym 20298 $abc$56607$n873
.sym 20299 CLK$2$2
.sym 20300 $false
.sym 20375 $abc$56607$n1242
.sym 20376 $abc$56607$n1243
.sym 20377 ring_wr[1]
.sym 20378 ring_wr[3]
.sym 20381 $abc$56607$n22
.sym 20382 $abc$56607$n1953
.sym 20383 $false
.sym 20384 $false
.sym 20387 wr_cnt[3]
.sym 20388 ring_wr[2]
.sym 20389 $false
.sym 20390 $false
.sym 20393 $false
.sym 20394 init_ram_cnt[0]
.sym 20395 $true$2
.sym 20396 $true$2
.sym 20399 wr_cnt[3]
.sym 20400 ring_wr[2]
.sym 20401 $false
.sym 20402 $false
.sym 20405 $abc$56607$n2548
.sym 20406 $abc$56607$n2546
.sym 20407 $false
.sym 20408 $false
.sym 20411 $abc$56607$n1234
.sym 20412 wr_cnt[2]
.sym 20413 ring_wr[1]
.sym 20414 $false
.sym 20417 int_tmr[19]
.sym 20418 $abc$56607$n1733
.sym 20419 $abc$56607$n667
.sym 20420 $false
.sym 20421 $abc$56607$n985
.sym 20422 CLK$2$2
.sym 20423 $abc$56607$n35$2
.sym 20460 $false
.sym 20497 $auto$maccmap.cc:240:synth$13003.C[5]
.sym 20499 $abc$56607$n2546
.sym 20500 $abc$56607$n2548
.sym 20503 $auto$maccmap.cc:240:synth$13003.C[6]
.sym 20504 $false
.sym 20505 $abc$56607$n2678
.sym 20506 $abc$56607$n2680
.sym 20507 $auto$maccmap.cc:240:synth$13003.C[5]
.sym 20509 $auto$maccmap.cc:240:synth$13003.C[7]
.sym 20510 $false
.sym 20511 ring_wr[3]
.sym 20512 $abc$56607$n2681
.sym 20513 $auto$maccmap.cc:240:synth$13003.C[6]
.sym 20516 $false
.sym 20517 $false
.sym 20518 $false
.sym 20519 $auto$maccmap.cc:240:synth$13003.C[7]
.sym 20522 ring_wr[3]
.sym 20523 $abc$56607$n1242
.sym 20524 $false
.sym 20525 $false
.sym 20528 wr_cnt[3]
.sym 20529 ring_wr[1]
.sym 20530 ring_wr[3]
.sym 20531 ring_wr[2]
.sym 20534 wr_cnt[3]
.sym 20535 ring_wr[1]
.sym 20536 ring_wr[3]
.sym 20537 ring_wr[2]
.sym 20583 $true
.sym 20620 init_ram_cnt[1]$2
.sym 20621 $false
.sym 20622 init_ram_cnt[1]
.sym 20623 $false
.sym 20624 $false
.sym 20626 $auto$alumacc.cc:470:replace_alu$12080.C[3]
.sym 20628 init_ram_cnt[2]
.sym 20629 $true$2
.sym 20632 $auto$alumacc.cc:470:replace_alu$12080.C[4]
.sym 20634 init_ram_cnt[3]
.sym 20635 $false
.sym 20638 $auto$alumacc.cc:470:replace_alu$12080.C[5]
.sym 20640 init_ram_cnt[4]
.sym 20641 $true$2
.sym 20644 $auto$alumacc.cc:470:replace_alu$12080.C[6]
.sym 20646 init_ram_cnt[5]
.sym 20647 $false
.sym 20650 $auto$alumacc.cc:470:replace_alu$12080.C[7]
.sym 20652 init_ram_cnt[6]
.sym 20653 $true$2
.sym 20656 $abc$56607$n22$2
.sym 20658 init_ram_cnt[7]
.sym 20659 $false
.sym 20666 $abc$56607$n22$2
.sym 20715 $false
.sym 20717 KEYBOARD.ROWS_EN[0]
.sym 20718 $false
.sym 20720 KEYBOARD.ROWS_EN[1]
.sym 20771 I2C.SCLF
.sym 20774 KEYBOARD.COLS_SHADOW[6]
.sym 20851 $abc$56607$n2571
.sym 20852 $abc$56607$n684
.sym 20853 KEYBOARD.row_counter[0]
.sym 20984 $abc$56607$n694
.sym 20985 $abc$56607$n917
.sym 20986 $abc$56607$n712
.sym 20987 $abc$56607$n916
.sym 20988 $abc$56607$n1489
.sym 20989 $abc$56607$n711
.sym 20990 $abc$56607$n918
.sym 20991 KEYBOARD.row_time[1]
.sym 21086 $abc$56607$n933
.sym 21087 $abc$56607$n934
.sym 21088 $abc$56607$n956
.sym 21089 $abc$56607$n935
.sym 21090 wr_cnt[1]
.sym 21091 wr_cnt[3]
.sym 21092 wr_cnt[2]
.sym 21093 wr_cnt[0]
.sym 21188 $abc$56607$n1431
.sym 21189 $abc$56607$n928
.sym 21190 $abc$56607$n929
.sym 21191 $abc$56607$n965
.sym 21192 $abc$56607$n912
.sym 21193 KEYBOARD.report[3][4]
.sym 21194 KEYBOARD.report[3][7]
.sym 21195 KEYBOARD.report[3][6]
.sym 21290 $abc$56607$n971
.sym 21291 $abc$56607$n1191_1
.sym 21292 $abc$56607$n1189
.sym 21293 $abc$56607$n913
.sym 21294 $abc$56607$n1178
.sym 21295 $abc$56607$n1181
.sym 21296 $abc$56607$n1192
.sym 21297 $abc$56607$n1190
.sym 21392 $abc$56607$n1117
.sym 21393 $abc$56607$n970
.sym 21394 $abc$56607$n914
.sym 21395 KEYBOARD.report[3][3]
.sym 21396 KEYBOARD.report[3][0]
.sym 21397 KEYBOARD.report[3][5]
.sym 21398 KEYBOARD.report[3][2]
.sym 21399 KEYBOARD.report[3][1]
.sym 21494 $abc$56607$n986
.sym 21495 $abc$56607$n979_1
.sym 21496 $abc$56607$n2459
.sym 21497 $abc$56607$n1530_1
.sym 21498 $abc$56607$n2461
.sym 21499 $abc$56607$n2460
.sym 21500 $abc$56607$n2465
.sym 21501 KEYBOARD.report[1][1]
.sym 21596 $abc$56607$n1135
.sym 21597 $abc$56607$n1141
.sym 21598 $abc$56607$n1136
.sym 21599 $abc$56607$n1119
.sym 21600 KEYBOARD.report[2][5]
.sym 21601 KEYBOARD.report[2][7]
.sym 21602 KEYBOARD.report[2][2]
.sym 21603 KEYBOARD.report[2][0]
.sym 21698 $abc$56607$n757
.sym 21699 $abc$56607$n1142
.sym 21700 $abc$56607$n670
.sym 21702 $abc$56607$n321
.sym 21704 $abc$56607$n21
.sym 21705 temp_output_report[0]
.sym 21801 $abc$56607$n266
.sym 21803 LED4$2
.sym 21804 LED2$2
.sym 21805 LED3$2
.sym 21905 $abc$56607$n774
.sym 21907 int_tmr[0]
.sym 21908 int_tmr[3]
.sym 21909 int_tmr[7]
.sym 22004 $abc$56607$n1498
.sym 22005 int_tmr[10]
.sym 22006 int_tmr[13]
.sym 22007 int_tmr[11]
.sym 22008 int_tmr[9]
.sym 22009 int_tmr[12]
.sym 22010 int_tmr[8]
.sym 22011 int_tmr[14]
.sym 22106 $abc$56607$n246
.sym 22107 $abc$56607$n1955
.sym 22110 $abc$56607$n2618
.sym 22112 init_ram_cnt[0]
.sym 22113 init_ram_cnt[1]
.sym 22208 $abc$56607$n734
.sym 22209 $abc$56607$n733
.sym 22210 $abc$56607$n243
.sym 22211 $abc$56607$n236
.sym 22212 $abc$56607$n237
.sym 22213 $abc$56607$n240
.sym 22214 $abc$56607$n735
.sym 22215 $abc$56607$n239
.sym 22312 init_ram_cnt[2]
.sym 22313 init_ram_cnt[3]
.sym 22314 init_ram_cnt[4]
.sym 22315 init_ram_cnt[5]
.sym 22316 init_ram_cnt[6]
.sym 22317 init_ram_cnt[7]
.sym 22487 $false
.sym 22489 KEYBOARD.ROWS_EN[2]
.sym 22490 $false
.sym 22492 KEYBOARD.ROWS_EN[3]
.sym 22544 I2C.SDAF
.sym 22623 SCL$2
.sym 22624 $false
.sym 22625 $false
.sym 22626 $false
.sym 22641 KBD_COLUMNS[6]$2
.sym 22642 $false
.sym 22643 $false
.sym 22644 $false
.sym 22663 $true
.sym 22664 CLK$2$2
.sym 22665 $false
.sym 22742 $true
.sym 22779 KEYBOARD.kbd_code_hid[3]$2
.sym 22780 $false
.sym 22781 KEYBOARD.kbd_code_hid[3]
.sym 22782 $false
.sym 22783 $false
.sym 22785 $auto$alumacc.cc:470:replace_alu$12041.C[5]
.sym 22787 KEYBOARD.kbd_code_hid[4]
.sym 22788 $true$2
.sym 22791 $auto$alumacc.cc:470:replace_alu$12041.C[6]
.sym 22793 KEYBOARD.kbd_code_hid[5]
.sym 22794 $false
.sym 22797 $auto$alumacc.cc:470:replace_alu$12041.C[7]
.sym 22799 KEYBOARD.kbd_code_hid[6]
.sym 22800 $false
.sym 22803 $abc$56607$n2571$2
.sym 22805 KEYBOARD.kbd_code_hid[7]
.sym 22806 $false
.sym 22813 $abc$56607$n2571$2
.sym 22816 KEYBOARD.row_time[0]
.sym 22817 KEYBOARD.row_time[1]
.sym 22818 $false
.sym 22819 $false
.sym 22822 $abc$56607$n2244
.sym 22823 $false
.sym 22824 $false
.sym 22825 $false
.sym 22826 $abc$56607$n1490$2
.sym 22827 CLK$2$2
.sym 22828 $false
.sym 22829 $abc$56607$n2572
.sym 22830 $abc$56607$n2462
.sym 22833 $abc$56607$n919
.sym 22834 $abc$56607$n2231
.sym 22836 KEYBOARD.row_time[0]
.sym 22903 KEYBOARD.row_time[0]
.sym 22904 KEYBOARD.row_time[1]
.sym 22905 $false
.sym 22906 $false
.sym 22909 $abc$56607$n918
.sym 22910 $abc$56607$n919
.sym 22911 KEYBOARD.kbd_code_hid[3]
.sym 22912 $false
.sym 22915 KEYBOARD.row_time[6]
.sym 22916 $abc$56607$n684
.sym 22917 KEYBOARD.row_time[7]
.sym 22918 $false
.sym 22921 $abc$56607$n917
.sym 22922 $abc$56607$n2571
.sym 22923 $abc$56607$n2572
.sym 22924 $false
.sym 22927 $abc$56607$n33$2
.sym 22928 KEYBOARD.row_time[0]
.sym 22929 $abc$56607$n1490$2
.sym 22930 $false
.sym 22933 $abc$56607$n698
.sym 22934 $abc$56607$n712
.sym 22935 $abc$56607$n713
.sym 22936 $false
.sym 22939 KEYBOARD.kbd_code_hid[2]
.sym 22940 KEYBOARD.kbd_code_hid[1]
.sym 22941 KEYBOARD.kbd_code_hid[0]
.sym 22942 $false
.sym 22945 KEYBOARD.row_time[1]
.sym 22946 $false
.sym 22947 $false
.sym 22948 $false
.sym 22949 $abc$56607$n1489
.sym 22950 CLK$2$2
.sym 22951 $abc$56607$n33$2
.sym 22954 $abc$56607$n1897
.sym 22955 $abc$56607$n1899
.sym 22956 $abc$56607$n1894
.sym 22957 KEYBOARD.ROWS_EN[14]
.sym 22959 KEYBOARD.ROWS_EN[8]
.sym 23026 $abc$56607$n928
.sym 23027 $abc$56607$n934
.sym 23028 $false
.sym 23029 $false
.sym 23032 $abc$56607$n935
.sym 23033 $abc$56607$n936
.sym 23034 $false
.sym 23035 $false
.sym 23038 KEYBOARD.kbd_code_hid[4]
.sym 23039 kbd_report[5][4]
.sym 23040 KEYBOARD.kbd_code_hid[5]
.sym 23041 kbd_report[5][5]
.sym 23044 kbd_report[5][4]
.sym 23045 kbd_report[5][5]
.sym 23046 kbd_report[5][6]
.sym 23047 kbd_report[5][7]
.sym 23050 $abc$56607$n670
.sym 23051 $abc$56607$n791
.sym 23052 wr_cnt[0]
.sym 23053 wr_cnt[1]
.sym 23056 $abc$56607$n670
.sym 23057 $abc$56607$n791
.sym 23058 $abc$56607$n1899
.sym 23059 $false
.sym 23062 $abc$56607$n670
.sym 23063 $abc$56607$n791
.sym 23064 $abc$56607$n1897
.sym 23065 $false
.sym 23068 $abc$56607$n791
.sym 23069 $abc$56607$n1894
.sym 23070 $abc$56607$n670
.sym 23071 $false
.sym 23072 $abc$56607$n1007
.sym 23073 CLK$2$2
.sym 23074 $abc$56607$n35$2
.sym 23075 $abc$56607$n964
.sym 23076 $abc$56607$n29
.sym 23077 $abc$56607$n932
.sym 23078 $abc$56607$n962
.sym 23079 $abc$56607$n963
.sym 23080 KEYBOARD.report[4][4]
.sym 23081 KEYBOARD.report[4][0]
.sym 23082 KEYBOARD.report[4][6]
.sym 23149 $abc$56607$n968
.sym 23150 $abc$56607$n1494
.sym 23151 $abc$56607$n926
.sym 23152 $abc$56607$n959
.sym 23155 $abc$56607$n929
.sym 23156 $abc$56607$n930
.sym 23157 $false
.sym 23158 $false
.sym 23161 KEYBOARD.report[4][4]
.sym 23162 KEYBOARD.report[4][5]
.sym 23163 KEYBOARD.report[4][6]
.sym 23164 KEYBOARD.report[4][7]
.sym 23167 KEYBOARD.kbd_code_hid[7]
.sym 23168 KEYBOARD.report[4][7]
.sym 23169 KEYBOARD.report[4][2]
.sym 23170 KEYBOARD.kbd_code_hid[2]
.sym 23173 $abc$56607$n913
.sym 23174 $abc$56607$n914
.sym 23175 $false
.sym 23176 $false
.sym 23179 $abc$56607$n2462
.sym 23180 $false
.sym 23181 $false
.sym 23182 $false
.sym 23185 $abc$56607$n2465
.sym 23186 $false
.sym 23187 $false
.sym 23188 $false
.sym 23191 $abc$56607$n2464
.sym 23192 $false
.sym 23193 $false
.sym 23194 $false
.sym 23195 $abc$56607$n1431
.sym 23196 CLK$2$2
.sym 23197 $abc$56607$n35$2
.sym 23198 $abc$56607$n947
.sym 23199 $abc$56607$n938_1
.sym 23200 $abc$56607$n948
.sym 23201 $abc$56607$n944
.sym 23202 $abc$56607$n945
.sym 23203 $abc$56607$n937
.sym 23204 $abc$56607$n946
.sym 23205 $abc$56607$n1180_1
.sym 23272 KEYBOARD.kbd_code_hid[7]
.sym 23273 KEYBOARD.report[3][7]
.sym 23274 KEYBOARD.report[3][4]
.sym 23275 KEYBOARD.kbd_code_hid[4]
.sym 23278 $abc$56607$n1118
.sym 23279 KEYBOARD.report[3][5]
.sym 23280 KEYBOARD.report[6][5]
.sym 23281 $abc$56607$n1121
.sym 23284 $abc$56607$n1190
.sym 23285 $abc$56607$n1191_1
.sym 23286 $abc$56607$n1192
.sym 23287 $false
.sym 23290 KEYBOARD.report[3][4]
.sym 23291 KEYBOARD.report[3][5]
.sym 23292 KEYBOARD.report[3][6]
.sym 23293 KEYBOARD.report[3][7]
.sym 23296 $abc$56607$n1179
.sym 23297 $abc$56607$n1180_1
.sym 23298 $abc$56607$n1181
.sym 23299 $false
.sym 23302 $abc$56607$n1114
.sym 23303 KEYBOARD.report[2][4]
.sym 23304 KEYBOARD.report[4][4]
.sym 23305 $abc$56607$n1119
.sym 23308 $abc$56607$n1114
.sym 23309 KEYBOARD.report[2][5]
.sym 23310 KEYBOARD.report[4][5]
.sym 23311 $abc$56607$n1119
.sym 23314 kbd_report[5][5]
.sym 23315 KEYBOARD.report[1][5]
.sym 23316 $abc$56607$n312
.sym 23317 $abc$56607$n1113_1
.sym 23321 $abc$56607$n1377
.sym 23322 $abc$56607$n1213
.sym 23323 KEYBOARD.ROWS_EN[11]
.sym 23324 KEYBOARD.ROWS_EN[10]
.sym 23325 KEYBOARD.ROWS_EN[15]
.sym 23326 KEYBOARD.ROWS_EN[12]
.sym 23327 KEYBOARD.ROWS_EN[13]
.sym 23328 KEYBOARD.ROWS_EN[9]
.sym 23395 $abc$56607$n1118
.sym 23396 KEYBOARD.report[3][0]
.sym 23397 KEYBOARD.report[4][0]
.sym 23398 $abc$56607$n1119
.sym 23401 KEYBOARD.kbd_code_hid[3]
.sym 23402 KEYBOARD.report[3][3]
.sym 23403 KEYBOARD.kbd_code_hid[5]
.sym 23404 KEYBOARD.report[3][5]
.sym 23407 KEYBOARD.report[3][0]
.sym 23408 KEYBOARD.report[3][1]
.sym 23409 KEYBOARD.report[3][2]
.sym 23410 KEYBOARD.report[3][3]
.sym 23413 $abc$56607$n2461
.sym 23414 $false
.sym 23415 $false
.sym 23416 $false
.sym 23419 $abc$56607$n2458
.sym 23420 $false
.sym 23421 $false
.sym 23422 $false
.sym 23425 $abc$56607$n2463
.sym 23426 $false
.sym 23427 $false
.sym 23428 $false
.sym 23431 $abc$56607$n2460
.sym 23432 $false
.sym 23433 $false
.sym 23434 $false
.sym 23437 $abc$56607$n2459
.sym 23438 $false
.sym 23439 $false
.sym 23440 $false
.sym 23441 $abc$56607$n1431
.sym 23442 CLK$2$2
.sym 23443 $abc$56607$n35$2
.sym 23444 $abc$56607$n2464
.sym 23445 $abc$56607$n2705
.sym 23446 $abc$56607$n2706
.sym 23447 $abc$56607$n2702
.sym 23448 $abc$56607$n1118
.sym 23449 KEYBOARD.report[6][6]
.sym 23450 KEYBOARD.report[6][1]
.sym 23451 KEYBOARD.report[6][4]
.sym 23518 KEYBOARD.kbd_code_hid[1]
.sym 23519 KEYBOARD.report[1][1]
.sym 23520 KEYBOARD.report[1][0]
.sym 23521 KEYBOARD.kbd_code_hid[0]
.sym 23524 KEYBOARD.kbd_code_hid[2]
.sym 23525 KEYBOARD.report[2][2]
.sym 23526 KEYBOARD.kbd_code_hid[5]
.sym 23527 KEYBOARD.report[2][5]
.sym 23530 $abc$56607$n27
.sym 23531 KEYBOARD.kbd_code_hid[1]
.sym 23532 $false
.sym 23533 $false
.sym 23536 $abc$56607$n1114
.sym 23537 KEYBOARD.report[2][6]
.sym 23538 KEYBOARD.report[3][6]
.sym 23539 $abc$56607$n1118
.sym 23542 $abc$56607$n27
.sym 23543 KEYBOARD.kbd_code_hid[3]
.sym 23544 $false
.sym 23545 $false
.sym 23548 $abc$56607$n27
.sym 23549 KEYBOARD.kbd_code_hid[2]
.sym 23550 $false
.sym 23551 $false
.sym 23554 $abc$56607$n27
.sym 23555 KEYBOARD.kbd_code_hid[7]
.sym 23556 $false
.sym 23557 $false
.sym 23560 $abc$56607$n2459
.sym 23561 $false
.sym 23562 $false
.sym 23563 $false
.sym 23564 $abc$56607$n1450
.sym 23565 CLK$2$2
.sym 23566 $abc$56607$n35$2
.sym 23567 $abc$56607$n2704
.sym 23568 $abc$56607$n1137
.sym 23569 $abc$56607$n1121
.sym 23570 $abc$56607$n2701
.sym 23572 $abc$56607$n35
.sym 23573 $abc$56607$n1120
.sym 23574 $abc$56607$n2703
.sym 23641 $abc$56607$n1115
.sym 23642 KEYBOARD.report[1][1]
.sym 23643 $abc$56607$n1136
.sym 23644 $false
.sym 23647 $abc$56607$n1142
.sym 23648 KEYBOARD.report[6][1]
.sym 23649 $abc$56607$n1143
.sym 23650 KEYBOARD.report[4][1]
.sym 23653 $abc$56607$n1119
.sym 23654 KEYBOARD.report[4][1]
.sym 23655 $abc$56607$n1137
.sym 23656 $false
.sym 23659 $abc$56607$n305
.sym 23660 wr_cnt[1]
.sym 23661 wr_cnt[0]
.sym 23662 $abc$56607$n312
.sym 23665 $abc$56607$n2463
.sym 23666 $false
.sym 23667 $false
.sym 23668 $false
.sym 23671 $abc$56607$n2465
.sym 23672 $false
.sym 23673 $false
.sym 23674 $false
.sym 23677 $abc$56607$n2460
.sym 23678 $false
.sym 23679 $false
.sym 23680 $false
.sym 23683 $abc$56607$n2458
.sym 23684 $false
.sym 23685 $false
.sym 23686 $false
.sym 23687 $abc$56607$n1435
.sym 23688 CLK$2$2
.sym 23689 $abc$56607$n35$2
.sym 23692 $true$2
.sym 23694 KEYBOARD.ROWS_EN[0]
.sym 23764 $abc$56607$n842
.sym 23765 $abc$56607$n744
.sym 23766 $abc$56607$n746
.sym 23767 $false
.sym 23770 wr_cnt[1]
.sym 23771 wr_cnt[2]
.sym 23772 $abc$56607$n321
.sym 23773 $false
.sym 23776 last_isr
.sym 23777 KEYBOARD.isr
.sym 23778 $false
.sym 23779 $false
.sym 23788 $false
.sym 23789 wr_cnt[0]
.sym 23790 $true$2
.sym 23791 $true$2
.sym 23800 I2C.byte_counter[0]
.sym 23801 $abc$56607$n673
.sym 23802 $false
.sym 23803 $false
.sym 23806 I2C.received_byte[0]
.sym 23807 $false
.sym 23808 $false
.sym 23809 $false
.sym 23810 $abc$56607$n1113
.sym 23811 CLK$2$2
.sym 23812 $false
.sym 23814 int_tmr[2]
.sym 23815 int_tmr[4]
.sym 23817 int_tmr[6]
.sym 23820 int_tmr[5]
.sym 23893 i2c_input_data_type[3]
.sym 23894 $false
.sym 23895 $false
.sym 23896 $false
.sym 23905 temp_output_report[2]
.sym 23906 $false
.sym 23907 $false
.sym 23908 $false
.sym 23911 temp_output_report[0]
.sym 23912 $false
.sym 23913 $false
.sym 23914 $false
.sym 23917 temp_output_report[1]
.sym 23918 $false
.sym 23919 $false
.sym 23920 $false
.sym 23933 $abc$56607$n1211
.sym 23934 CLK$2$2
.sym 23935 $abc$56607$n35$2
.sym 23938 $13\int_tmr[19:0][2]
.sym 23939 $13\int_tmr[19:0][3]
.sym 23940 $13\int_tmr[19:0][4]
.sym 23941 $13\int_tmr[19:0][5]
.sym 23942 $13\int_tmr[19:0][6]
.sym 23943 $13\int_tmr[19:0][7]
.sym 24028 UART.tx_activity
.sym 24029 last_uart_active
.sym 24030 $false
.sym 24031 $false
.sym 24040 $abc$56607$n667
.sym 24041 $13\int_tmr[19:0][0]
.sym 24042 $false
.sym 24043 $false
.sym 24046 $abc$56607$n667
.sym 24047 $13\int_tmr[19:0][3]
.sym 24048 $false
.sym 24049 $false
.sym 24052 $abc$56607$n667
.sym 24053 $13\int_tmr[19:0][7]
.sym 24054 $false
.sym 24055 $false
.sym 24056 $abc$56607$n901$2
.sym 24057 CLK$2$2
.sym 24058 $abc$56607$n35$2
.sym 24059 $13\int_tmr[19:0][8]
.sym 24060 $13\int_tmr[19:0][9]
.sym 24061 $13\int_tmr[19:0][10]
.sym 24062 $13\int_tmr[19:0][11]
.sym 24063 $13\int_tmr[19:0][12]
.sym 24064 $13\int_tmr[19:0][13]
.sym 24065 $13\int_tmr[19:0][14]
.sym 24066 $13\int_tmr[19:0][15]
.sym 24133 UART.tx_activity
.sym 24134 last_uart_active
.sym 24135 $abc$56607$n742
.sym 24136 $abc$56607$n747
.sym 24139 $abc$56607$n667
.sym 24140 $13\int_tmr[19:0][10]
.sym 24141 $false
.sym 24142 $false
.sym 24145 $abc$56607$n667
.sym 24146 $13\int_tmr[19:0][13]
.sym 24147 $false
.sym 24148 $false
.sym 24151 $abc$56607$n667
.sym 24152 $13\int_tmr[19:0][11]
.sym 24153 $false
.sym 24154 $false
.sym 24157 $abc$56607$n667
.sym 24158 $13\int_tmr[19:0][9]
.sym 24159 $false
.sym 24160 $false
.sym 24163 $abc$56607$n667
.sym 24164 $13\int_tmr[19:0][12]
.sym 24165 $false
.sym 24166 $false
.sym 24169 $abc$56607$n667
.sym 24170 $13\int_tmr[19:0][8]
.sym 24171 $false
.sym 24172 $false
.sym 24175 $abc$56607$n667
.sym 24176 $13\int_tmr[19:0][14]
.sym 24177 $false
.sym 24178 $false
.sym 24179 $abc$56607$n901$2
.sym 24180 CLK$2$2
.sym 24181 $abc$56607$n35$2
.sym 24182 $13\int_tmr[19:0][16]
.sym 24183 $13\int_tmr[19:0][17]
.sym 24184 $13\int_tmr[19:0][18]
.sym 24185 $abc$56607$n1733
.sym 24186 int_tmr[15]
.sym 24187 int_tmr[16]
.sym 24188 int_tmr[18]
.sym 24189 int_tmr[17]
.sym 24256 init_ram_cnt[0]
.sym 24257 $false
.sym 24258 $false
.sym 24259 $false
.sym 24262 init_ram_cnt[1]
.sym 24263 $false
.sym 24264 $false
.sym 24265 $false
.sym 24280 init_ram_cnt[3]
.sym 24281 $false
.sym 24282 $false
.sym 24283 $false
.sym 24292 $false
.sym 24293 $true$2
.sym 24294 init_ram_cnt[0]
.sym 24295 $false
.sym 24298 init_ram_cnt[1]
.sym 24299 init_ram_cnt[0]
.sym 24300 $false
.sym 24301 $false
.sym 24302 $abc$56607$n842
.sym 24303 CLK$2$2
.sym 24304 $abc$56607$n35$2
.sym 24379 init_ram_cnt[0]
.sym 24380 init_ram_cnt[1]
.sym 24381 $abc$56607$n735
.sym 24382 $false
.sym 24385 $abc$56607$n734
.sym 24386 init_ram_cnt[7]
.sym 24387 init_ram_cnt[5]
.sym 24388 $false
.sym 24391 init_ram_cnt[2]
.sym 24392 $false
.sym 24393 $false
.sym 24394 $false
.sym 24397 init_ram_cnt[7]
.sym 24398 $false
.sym 24399 $false
.sym 24400 $false
.sym 24403 init_ram_cnt[6]
.sym 24404 $false
.sym 24405 $false
.sym 24406 $false
.sym 24409 init_ram_cnt[4]
.sym 24410 $false
.sym 24411 $false
.sym 24412 $false
.sym 24415 init_ram_cnt[2]
.sym 24416 init_ram_cnt[6]
.sym 24417 init_ram_cnt[4]
.sym 24418 init_ram_cnt[3]
.sym 24421 init_ram_cnt[5]
.sym 24422 $false
.sym 24423 $false
.sym 24424 $false
.sym 24428 $abc$56607$n1220
.sym 24429 KEYBOARD.ROWS_EN[6]
.sym 24430 KEYBOARD.ROWS_EN[3]
.sym 24431 KEYBOARD.ROWS_EN[5]
.sym 24432 KEYBOARD.ROWS_EN[2]
.sym 24433 KEYBOARD.ROWS_EN[7]
.sym 24434 KEYBOARD.ROWS_EN[4]
.sym 24435 KEYBOARD.ROWS_EN[1]
.sym 24464 $true
.sym 24501 init_ram_cnt[0]$2
.sym 24502 $false
.sym 24503 init_ram_cnt[0]
.sym 24504 $false
.sym 24505 $false
.sym 24507 $auto$alumacc.cc:470:replace_alu$12129.C[2]
.sym 24509 $false
.sym 24510 init_ram_cnt[1]
.sym 24513 $auto$alumacc.cc:470:replace_alu$12129.C[3]
.sym 24514 $false
.sym 24515 $false
.sym 24516 init_ram_cnt[2]
.sym 24517 $auto$alumacc.cc:470:replace_alu$12129.C[2]
.sym 24519 $auto$alumacc.cc:470:replace_alu$12129.C[4]
.sym 24520 $false
.sym 24521 $false
.sym 24522 init_ram_cnt[3]
.sym 24523 $auto$alumacc.cc:470:replace_alu$12129.C[3]
.sym 24525 $auto$alumacc.cc:470:replace_alu$12129.C[5]
.sym 24526 $false
.sym 24527 $false
.sym 24528 init_ram_cnt[4]
.sym 24529 $auto$alumacc.cc:470:replace_alu$12129.C[4]
.sym 24531 $auto$alumacc.cc:470:replace_alu$12129.C[6]
.sym 24532 $false
.sym 24533 $false
.sym 24534 init_ram_cnt[5]
.sym 24535 $auto$alumacc.cc:470:replace_alu$12129.C[5]
.sym 24537 $auto$alumacc.cc:470:replace_alu$12129.C[7]
.sym 24538 $false
.sym 24539 $false
.sym 24540 init_ram_cnt[6]
.sym 24541 $auto$alumacc.cc:470:replace_alu$12129.C[6]
.sym 24544 $false
.sym 24545 $false
.sym 24546 init_ram_cnt[7]
.sym 24547 $auto$alumacc.cc:470:replace_alu$12129.C[7]
.sym 24548 $abc$56607$n842
.sym 24549 CLK$2$2
.sym 24550 $abc$56607$n35$2
.sym 24596 $false
.sym 24598 KEYBOARD.ROWS_EN[4]
.sym 24599 $false
.sym 24601 KEYBOARD.ROWS_EN[5]
.sym 24730 I2C.SDA_IN
.sym 24731 $false
.sym 24732 $false
.sym 24733 $false
.sym 24764 $true
.sym 24765 CLK$2$2
.sym 24766 $false
.sym 24847 $true
.sym 24884 KEYBOARD.kbd_code_hid[0]$2
.sym 24885 $false
.sym 24886 KEYBOARD.kbd_code_hid[0]
.sym 24887 $false
.sym 24888 $false
.sym 24890 $auto$alumacc.cc:470:replace_alu$12053.C[2]
.sym 24892 KEYBOARD.kbd_code_hid[1]
.sym 24893 $false
.sym 24896 $auto$alumacc.cc:470:replace_alu$12053.C[3]
.sym 24898 KEYBOARD.kbd_code_hid[2]
.sym 24899 $false
.sym 24902 $auto$alumacc.cc:470:replace_alu$12053.C[4]
.sym 24904 KEYBOARD.kbd_code_hid[3]
.sym 24905 $false
.sym 24908 $auto$alumacc.cc:470:replace_alu$12053.C[5]
.sym 24910 KEYBOARD.kbd_code_hid[4]
.sym 24911 $false
.sym 24914 $auto$alumacc.cc:470:replace_alu$12053.C[6]
.sym 24916 KEYBOARD.kbd_code_hid[5]
.sym 24917 $true$2
.sym 24920 $auto$alumacc.cc:470:replace_alu$12053.C[7]
.sym 24922 KEYBOARD.kbd_code_hid[6]
.sym 24923 $false
.sym 24926 $abc$56607$n2572$2
.sym 24928 KEYBOARD.kbd_code_hid[7]
.sym 24929 $false
.sym 25043 $abc$56607$n2572$2
.sym 25046 $abc$56607$n27
.sym 25047 KEYBOARD.kbd_code_hid[4]
.sym 25048 $false
.sym 25049 $false
.sym 25064 KEYBOARD.kbd_code_hid[5]
.sym 25065 KEYBOARD.kbd_code_hid[6]
.sym 25066 KEYBOARD.kbd_code_hid[4]
.sym 25067 KEYBOARD.kbd_code_hid[7]
.sym 25070 $false
.sym 25071 $true$2
.sym 25072 KEYBOARD.row_counter[0]
.sym 25073 $false
.sym 25082 $false
.sym 25083 $true$2
.sym 25084 KEYBOARD.row_time[0]
.sym 25085 $false
.sym 25086 $abc$56607$n1490$2
.sym 25087 CLK$2$2
.sym 25088 $abc$56607$n33$2
.sym 25157 $true
.sym 25194 wr_cnt[0]$2
.sym 25195 $false
.sym 25196 wr_cnt[0]
.sym 25197 $false
.sym 25198 $false
.sym 25200 $auto$alumacc.cc:470:replace_alu$12114.C[2]
.sym 25202 $false
.sym 25203 wr_cnt[1]
.sym 25206 $auto$alumacc.cc:470:replace_alu$12114.C[3]
.sym 25207 $false
.sym 25208 $false
.sym 25209 wr_cnt[2]
.sym 25210 $auto$alumacc.cc:470:replace_alu$12114.C[2]
.sym 25213 $false
.sym 25214 $false
.sym 25215 wr_cnt[3]
.sym 25216 $auto$alumacc.cc:470:replace_alu$12114.C[3]
.sym 25219 $false
.sym 25220 $true$2
.sym 25221 wr_cnt[0]
.sym 25222 $false
.sym 25225 $abc$56607$n2707
.sym 25226 $false
.sym 25227 $false
.sym 25228 $false
.sym 25237 $abc$56607$n2701
.sym 25238 $false
.sym 25239 $false
.sym 25240 $false
.sym 25241 $abc$56607$n1471$2
.sym 25242 CLK$2$2
.sym 25243 $abc$56607$n29
.sym 25350 KEYBOARD.kbd_code_hid[6]
.sym 25351 KEYBOARD.report[4][6]
.sym 25352 KEYBOARD.report[4][0]
.sym 25353 KEYBOARD.kbd_code_hid[0]
.sym 25356 $abc$56607$n28
.sym 25357 $false
.sym 25358 $false
.sym 25359 $false
.sym 25362 $abc$56607$n937
.sym 25363 $abc$56607$n938_1
.sym 25364 $abc$56607$n933
.sym 25365 $false
.sym 25368 $abc$56607$n963
.sym 25369 $abc$56607$n964
.sym 25370 $abc$56607$n965
.sym 25371 $abc$56607$n966
.sym 25374 KEYBOARD.kbd_code_hid[4]
.sym 25375 KEYBOARD.report[4][4]
.sym 25376 KEYBOARD.kbd_code_hid[5]
.sym 25377 KEYBOARD.report[4][5]
.sym 25380 $abc$56607$n2462
.sym 25381 $false
.sym 25382 $false
.sym 25383 $false
.sym 25386 $abc$56607$n2458
.sym 25387 $false
.sym 25388 $false
.sym 25389 $false
.sym 25392 $abc$56607$n2464
.sym 25393 $false
.sym 25394 $false
.sym 25395 $false
.sym 25396 $abc$56607$n1422
.sym 25397 CLK$2$2
.sym 25398 $abc$56607$n35$2
.sym 25505 KEYBOARD.kbd_code_hid[2]
.sym 25506 KEYBOARD.report[6][2]
.sym 25507 KEYBOARD.report[6][1]
.sym 25508 KEYBOARD.kbd_code_hid[1]
.sym 25511 KEYBOARD.report[6][0]
.sym 25512 KEYBOARD.report[6][1]
.sym 25513 KEYBOARD.report[6][2]
.sym 25514 KEYBOARD.report[6][3]
.sym 25517 KEYBOARD.kbd_code_hid[7]
.sym 25518 KEYBOARD.report[6][7]
.sym 25519 KEYBOARD.report[6][0]
.sym 25520 KEYBOARD.kbd_code_hid[0]
.sym 25523 $abc$56607$n945
.sym 25524 $abc$56607$n946
.sym 25525 $abc$56607$n947
.sym 25526 $abc$56607$n948
.sym 25529 KEYBOARD.kbd_code_hid[4]
.sym 25530 KEYBOARD.report[6][4]
.sym 25531 KEYBOARD.report[6][3]
.sym 25532 KEYBOARD.kbd_code_hid[3]
.sym 25535 KEYBOARD.report[6][4]
.sym 25536 KEYBOARD.report[6][5]
.sym 25537 KEYBOARD.report[6][6]
.sym 25538 KEYBOARD.report[6][7]
.sym 25541 KEYBOARD.kbd_code_hid[6]
.sym 25542 KEYBOARD.report[6][6]
.sym 25543 KEYBOARD.report[6][5]
.sym 25544 KEYBOARD.kbd_code_hid[5]
.sym 25547 $abc$56607$n1118
.sym 25548 KEYBOARD.report[3][4]
.sym 25549 KEYBOARD.report[6][4]
.sym 25550 $abc$56607$n1121
.sym 25556 SCL$2
.sym 25660 KEYBOARD.kbd_code_hid[0]
.sym 25661 KEYBOARD.kbd_code_hid[1]
.sym 25662 KEYBOARD.kbd_code_hid[2]
.sym 25663 $false
.sym 25666 $abc$56607$n1121
.sym 25667 KEYBOARD.report[6][7]
.sym 25668 $false
.sym 25669 $false
.sym 25672 $abc$56607$n2704
.sym 25673 $false
.sym 25674 $false
.sym 25675 $false
.sym 25678 $abc$56607$n2703
.sym 25679 $false
.sym 25680 $false
.sym 25681 $false
.sym 25684 $abc$56607$n2708
.sym 25685 $false
.sym 25686 $false
.sym 25687 $false
.sym 25690 $abc$56607$n2705
.sym 25691 $false
.sym 25692 $false
.sym 25693 $false
.sym 25696 $abc$56607$n2706
.sym 25697 $false
.sym 25698 $false
.sym 25699 $false
.sym 25702 $abc$56607$n2702
.sym 25703 $false
.sym 25704 $false
.sym 25705 $false
.sym 25706 $abc$56607$n1471$2
.sym 25707 CLK$2$2
.sym 25708 $abc$56607$n29
.sym 25709 I2C.SDA_IN
.sym 25815 $abc$56607$n27
.sym 25816 KEYBOARD.kbd_code_hid[6]
.sym 25817 $false
.sym 25818 $false
.sym 25821 $abc$56607$n2231
.sym 25822 KEYBOARD.row_counter[0]
.sym 25823 KEYBOARD.row_counter[1]
.sym 25824 $abc$56607$n2237
.sym 25827 KEYBOARD.row_counter[0]
.sym 25828 KEYBOARD.row_counter[1]
.sym 25829 $abc$56607$n2231
.sym 25830 $abc$56607$n2237
.sym 25833 $abc$56607$n2237
.sym 25834 KEYBOARD.row_counter[0]
.sym 25835 KEYBOARD.row_counter[1]
.sym 25836 $abc$56607$n2231
.sym 25839 $abc$56607$n312
.sym 25840 wr_cnt[0]
.sym 25841 wr_cnt[1]
.sym 25842 $abc$56607$n305
.sym 25845 KEYBOARD.kbd_code_hid[6]
.sym 25846 $false
.sym 25847 $false
.sym 25848 $false
.sym 25851 KEYBOARD.kbd_code_hid[1]
.sym 25852 $false
.sym 25853 $false
.sym 25854 $false
.sym 25857 KEYBOARD.kbd_code_hid[4]
.sym 25858 $false
.sym 25859 $false
.sym 25860 $false
.sym 25861 $abc$56607$n1328
.sym 25862 CLK$2$2
.sym 25863 $abc$56607$n27
.sym 25970 $abc$56607$n2237
.sym 25971 KEYBOARD.row_counter[0]
.sym 25972 KEYBOARD.row_counter[1]
.sym 25973 $abc$56607$n2231
.sym 25976 $abc$56607$n1121
.sym 25977 KEYBOARD.report[6][1]
.sym 25978 $false
.sym 25979 $false
.sym 25982 $abc$56607$n305
.sym 25983 wr_cnt[0]
.sym 25984 wr_cnt[1]
.sym 25985 $abc$56607$n312
.sym 25988 $abc$56607$n2231
.sym 25989 $abc$56607$n2237
.sym 25990 KEYBOARD.row_counter[0]
.sym 25991 KEYBOARD.row_counter[1]
.sym 26000 I2C.FLT_SCL.RESET
.sym 26001 $false
.sym 26002 $false
.sym 26003 $false
.sym 26006 wr_cnt[0]
.sym 26007 wr_cnt[1]
.sym 26008 $abc$56607$n305
.sym 26009 $abc$56607$n312
.sym 26012 $abc$56607$n2231
.sym 26013 $abc$56607$n2237
.sym 26014 KEYBOARD.row_counter[0]
.sym 26015 KEYBOARD.row_counter[1]
.sym 26137 $false
.sym 26138 $false
.sym 26139 $false
.sym 26140 $false
.sym 26149 $abc$56607$n2701
.sym 26150 $false
.sym 26151 $false
.sym 26152 $false
.sym 26171 $abc$56607$n1471$2
.sym 26172 CLK$2$2
.sym 26173 $abc$56607$n28
.sym 26286 $abc$56607$n667
.sym 26287 $13\int_tmr[19:0][2]
.sym 26288 $false
.sym 26289 $false
.sym 26292 $abc$56607$n667
.sym 26293 $13\int_tmr[19:0][4]
.sym 26294 $false
.sym 26295 $false
.sym 26304 $abc$56607$n667
.sym 26305 $13\int_tmr[19:0][6]
.sym 26306 $false
.sym 26307 $false
.sym 26322 $abc$56607$n667
.sym 26323 $13\int_tmr[19:0][5]
.sym 26324 $false
.sym 26325 $false
.sym 26326 $abc$56607$n901$2
.sym 26327 CLK$2$2
.sym 26328 $abc$56607$n35$2
.sym 26397 $true
.sym 26434 int_tmr[0]$2
.sym 26435 $false
.sym 26436 int_tmr[0]
.sym 26437 $false
.sym 26438 $false
.sym 26440 $auto$alumacc.cc:470:replace_alu$12123.C[2]
.sym 26442 $false
.sym 26443 int_tmr[1]
.sym 26446 $auto$alumacc.cc:470:replace_alu$12123.C[3]
.sym 26447 $false
.sym 26448 $false
.sym 26449 int_tmr[2]
.sym 26450 $auto$alumacc.cc:470:replace_alu$12123.C[2]
.sym 26452 $auto$alumacc.cc:470:replace_alu$12123.C[4]
.sym 26453 $false
.sym 26454 $false
.sym 26455 int_tmr[3]
.sym 26456 $auto$alumacc.cc:470:replace_alu$12123.C[3]
.sym 26458 $auto$alumacc.cc:470:replace_alu$12123.C[5]
.sym 26459 $false
.sym 26460 $false
.sym 26461 int_tmr[4]
.sym 26462 $auto$alumacc.cc:470:replace_alu$12123.C[4]
.sym 26464 $auto$alumacc.cc:470:replace_alu$12123.C[6]
.sym 26465 $false
.sym 26466 $false
.sym 26467 int_tmr[5]
.sym 26468 $auto$alumacc.cc:470:replace_alu$12123.C[5]
.sym 26470 $auto$alumacc.cc:470:replace_alu$12123.C[7]
.sym 26471 $false
.sym 26472 $false
.sym 26473 int_tmr[6]
.sym 26474 $auto$alumacc.cc:470:replace_alu$12123.C[6]
.sym 26476 $auto$alumacc.cc:470:replace_alu$12123.C[8]
.sym 26477 $false
.sym 26478 $false
.sym 26479 int_tmr[7]
.sym 26480 $auto$alumacc.cc:470:replace_alu$12123.C[7]
.sym 26552 $auto$alumacc.cc:470:replace_alu$12123.C[8]
.sym 26589 $auto$alumacc.cc:470:replace_alu$12123.C[9]
.sym 26590 $false
.sym 26591 $false
.sym 26592 int_tmr[8]
.sym 26593 $auto$alumacc.cc:470:replace_alu$12123.C[8]
.sym 26595 $auto$alumacc.cc:470:replace_alu$12123.C[10]
.sym 26596 $false
.sym 26597 $false
.sym 26598 int_tmr[9]
.sym 26599 $auto$alumacc.cc:470:replace_alu$12123.C[9]
.sym 26601 $auto$alumacc.cc:470:replace_alu$12123.C[11]
.sym 26602 $false
.sym 26603 $false
.sym 26604 int_tmr[10]
.sym 26605 $auto$alumacc.cc:470:replace_alu$12123.C[10]
.sym 26607 $auto$alumacc.cc:470:replace_alu$12123.C[12]
.sym 26608 $false
.sym 26609 $false
.sym 26610 int_tmr[11]
.sym 26611 $auto$alumacc.cc:470:replace_alu$12123.C[11]
.sym 26613 $auto$alumacc.cc:470:replace_alu$12123.C[13]
.sym 26614 $false
.sym 26615 $false
.sym 26616 int_tmr[12]
.sym 26617 $auto$alumacc.cc:470:replace_alu$12123.C[12]
.sym 26619 $auto$alumacc.cc:470:replace_alu$12123.C[14]
.sym 26620 $false
.sym 26621 $false
.sym 26622 int_tmr[13]
.sym 26623 $auto$alumacc.cc:470:replace_alu$12123.C[13]
.sym 26625 $auto$alumacc.cc:470:replace_alu$12123.C[15]
.sym 26626 $false
.sym 26627 $false
.sym 26628 int_tmr[14]
.sym 26629 $auto$alumacc.cc:470:replace_alu$12123.C[14]
.sym 26631 $auto$alumacc.cc:470:replace_alu$12123.C[16]
.sym 26632 $false
.sym 26633 $false
.sym 26634 int_tmr[15]
.sym 26635 $auto$alumacc.cc:470:replace_alu$12123.C[15]
.sym 26707 $auto$alumacc.cc:470:replace_alu$12123.C[16]
.sym 26744 $auto$alumacc.cc:470:replace_alu$12123.C[17]
.sym 26745 $false
.sym 26746 $false
.sym 26747 int_tmr[16]
.sym 26748 $auto$alumacc.cc:470:replace_alu$12123.C[16]
.sym 26750 $auto$alumacc.cc:470:replace_alu$12123.C[18]
.sym 26751 $false
.sym 26752 $false
.sym 26753 int_tmr[17]
.sym 26754 $auto$alumacc.cc:470:replace_alu$12123.C[17]
.sym 26756 $auto$alumacc.cc:470:replace_alu$12123.C[19]
.sym 26757 $false
.sym 26758 $false
.sym 26759 int_tmr[18]
.sym 26760 $auto$alumacc.cc:470:replace_alu$12123.C[18]
.sym 26763 $false
.sym 26764 $false
.sym 26765 int_tmr[19]
.sym 26766 $auto$alumacc.cc:470:replace_alu$12123.C[19]
.sym 26769 $abc$56607$n667
.sym 26770 $13\int_tmr[19:0][15]
.sym 26771 $false
.sym 26772 $false
.sym 26775 $abc$56607$n667
.sym 26776 $13\int_tmr[19:0][16]
.sym 26777 $false
.sym 26778 $false
.sym 26781 $abc$56607$n667
.sym 26782 $13\int_tmr[19:0][18]
.sym 26783 $false
.sym 26784 $false
.sym 26787 $abc$56607$n667
.sym 26788 $13\int_tmr[19:0][17]
.sym 26789 $false
.sym 26790 $false
.sym 26791 $abc$56607$n901$2
.sym 26792 CLK$2$2
.sym 26793 $abc$56607$n35$2
.sym 26862 $true
.sym 26899 $abc$56607$n246$2
.sym 26900 $false
.sym 26901 $abc$56607$n246
.sym 26902 $false
.sym 26903 $false
.sym 26905 $auto$alumacc.cc:470:replace_alu$12069.C[2]
.sym 26907 $true$2
.sym 26908 $abc$56607$n1955
.sym 26911 $auto$alumacc.cc:470:replace_alu$12069.C[3]
.sym 26913 $false
.sym 26914 $abc$56607$n243
.sym 26917 $auto$alumacc.cc:470:replace_alu$12069.C[4]
.sym 26919 $true$2
.sym 26920 $abc$56607$n2618
.sym 26923 $auto$alumacc.cc:470:replace_alu$12069.C[5]
.sym 26925 $false
.sym 26926 $abc$56607$n240
.sym 26929 $auto$alumacc.cc:470:replace_alu$12069.C[6]
.sym 26931 $false
.sym 26932 $abc$56607$n239
.sym 26935 $auto$alumacc.cc:470:replace_alu$12069.C[7]
.sym 26937 $false
.sym 26938 $abc$56607$n237
.sym 26941 $abc$56607$n2575
.sym 26943 $false
.sym 26944 $abc$56607$n236
.sym 27055 init_ram_cnt[5]
.sym 27056 init_ram_cnt[7]
.sym 27057 $abc$56607$n734
.sym 27058 $abc$56607$n2575
.sym 27061 $abc$56607$n2707
.sym 27062 $false
.sym 27063 $false
.sym 27064 $false
.sym 27067 $abc$56607$n2704
.sym 27068 $false
.sym 27069 $false
.sym 27070 $false
.sym 27073 $abc$56607$n2706
.sym 27074 $false
.sym 27075 $false
.sym 27076 $false
.sym 27079 $abc$56607$n2703
.sym 27080 $false
.sym 27081 $false
.sym 27082 $false
.sym 27085 $abc$56607$n2708
.sym 27086 $false
.sym 27087 $false
.sym 27088 $false
.sym 27091 $abc$56607$n2705
.sym 27092 $false
.sym 27093 $false
.sym 27094 $false
.sym 27097 $abc$56607$n2702
.sym 27098 $false
.sym 27099 $false
.sym 27100 $false
.sym 27101 $abc$56607$n1471$2
.sym 27102 CLK$2$2
.sym 27103 $abc$56607$n28
.sym 27189 $false
.sym 27191 KEYBOARD.ROWS_EN[6]
.sym 27192 $false
.sym 27194 KEYBOARD.ROWS_EN[7]
.sym 27283 $false
.sym 27285 KEYBOARD.ROWS_EN[8]
.sym 27310 $false
.sym 27312 KEYBOARD.ROWS_EN[9]
.sym 27313 $false
.sym 27315 KEYBOARD.ROWS_EN[10]
.sym 27370 $false
.sym 27372 KEYBOARD.ROWS_EN[11]
.sym 27373 $false
.sym 27375 KEYBOARD.ROWS_EN[12]
.sym 27400 COM_DCD$2
.sym 27429 $abc$56607$n1018
.sym 27430 $false
.sym 27432 I2C.SDA_DIR
.sym 27459 $abc$56607$n35
.sym 27463 I2C_TRANS
.sym 27519 LED4$2
.sym 27522 LED3$2
.sym 27549 LED2$2
.sym 27552 LED1$2