|
|
@ -1,6 +1,6 @@
|
|
|
|
# ULX3S PCB
|
|
|
|
# ULX3S PCB
|
|
|
|
|
|
|
|
|
|
|
|
ULX3S = [University digital Logic](https://www.fer.unizg.hr/en/course/diglog) Learning
|
|
|
|
[ULX3S](http://radiona.org/ulx3s) = [University digital Logic](https://www.fer.unizg.hr/en/course/diglog) Learning
|
|
|
|
Xtensible board release 3 with SDRAM,
|
|
|
|
Xtensible board release 3 with SDRAM,
|
|
|
|
Successor of [ULX2S](http://github.com/emard/ulx2s).
|
|
|
|
Successor of [ULX2S](http://github.com/emard/ulx2s).
|
|
|
|
|
|
|
|
|
|
|
|