301f99d6a8
readme update
8 years ago
a146160cf4
readme small update
8 years ago
80ecc78b0a
readme small fix
8 years ago
10ce2c0252
readme small fix
8 years ago
02dc6dc17a
readme small fix
8 years ago
7b93572664
readme small fix
8 years ago
6ea94be488
readme update
8 years ago
b27ce8b89b
update gerbers
8 years ago
aeaf64f99c
connecting all BTNs except power BTN
8 years ago
1204ae1172
update gerbers
8 years ago
dcbfda0556
Run DRC to update cupper fill zones
8 years ago
b8a4931261
updating gerbers
8 years ago
f9830b5bc2
updating schematics PDF
8 years ago
9d6f8bf493
improving SD card power supply and replacing with
...
suitable schematic symbol for micro SD card (was normal SD card)
8 years ago
39bd92de24
update gerbers
8 years ago
2426a9f7e7
DRC rerun
8 years ago
5590ba802d
optimizing routing for SD and FTDI
8 years ago
3a7636f4b5
update production helper files
8 years ago
cb7be3d517
update drill file (merge both hole types into single drill files)
8 years ago
302cb6d867
small update for gerber readme
8 years ago
b17b4a481b
helper files for submission to seeedstudio production
8 years ago
962282a4ac
updated gerber drill file
8 years ago
9ddf4f58e5
delete old drill files
8 years ago
92f4d68d07
gerber update
8 years ago
c381c4c5c4
small PCB optimizations
8 years ago
a6cf1f07ac
deleting old gerbers
8 years ago
1f60f95a71
compatible OLED models: SSD1306 or SSD1331
8 years ago
ea97d2573c
schematics.pdf
8 years ago
bb82a9ac86
gerbers update
8 years ago
28c4106026
J2 GPIO: routed in the purple plane only
8 years ago
aabd353e71
J1 GPIO: grouping lines on purple plane
8 years ago
752eddee0e
J1 routed using only purple plane, (yellow plane made free)
8 years ago
1e5e0b01a6
connecting JTAG lines to FTDI serial lines RI DCD CTS DSR
...
as those pins are by default inputs and can be reconfigured as outputs
similar but not identical pinout as the one that works from ujprog
CBUS used to force-wakeup of the board from sleep state
2 LEDs to CBUS pins to display usb enumeration and activity status
8 years ago
57fa143c11
connecting 2.5V and 3.3V sources to BGA planes
8 years ago
4a0cc08307
connecting 1.2V core voltage, solving FPGA voltage plane,
...
still too thin wire leading to SMPS supply
8 years ago
ad274f07a2
recommendations for BGA381 4-layer PCB layout
8 years ago
5e953da6b9
connecting required pins for WiFi programming
8 years ago
5432fd6540
connecting clock and ftdi USB
8 years ago
4c13f262e8
connecting FTDI TXD/RXD
8 years ago
092e601af1
connecting LEDs
8 years ago
364957f9e0
connecting OLED
8 years ago
feb31c8f87
moving inner layer routes away from BGA
8 years ago
24c52062fa
moving routes under BGA out of inner layers
8 years ago
6e2e5f8c39
moving routing out of inner layers under BGA to allow
...
larger copper fill zone for power supply
8 years ago
3a9160cb16
scrapping current routing, placing power supply on copper zones under the BGA
8 years ago
21aa552e1a
placing copper fill zones for power supply by the book
...
similar to TN1074
8 years ago
37f7a62a25
reducing minimal drill size to 0.2 mm as
...
recommended in lattice BGA guide.
Seeedstudio meets this capabilities
OSHpark doesn't
8 years ago
1392c5aa2b
how to route BGA
8 years ago
8061b47da8
moving some resistor near flash chip
8 years ago
b12f1b64a6
routing spi flash lines
8 years ago
davor