davor
|
33440ee3fa
|
schematics, readme: swap SD_CLK and SD_D2 pins,
now SD_CLK is connected to clock capable FPGA pin
|
7 years ago |
|
davor
|
b99ce33251
|
schematics and PCB: swap WIFI GPIO5 GPIO17
|
7 years ago |
|
davor
|
965d04d7d5
|
schematics: WIFI LED on GPIO5, route WIFI_GPIO5 and WIFI_GPIO17 to FPGA
|
7 years ago |
|
davor
|
c1053dd7bd
|
schematics: cleanup of MFG_PN to simplify BOM
|
7 years ago |
|
davor
|
3a565010f3
|
schematics: WIFI_GPIO5 connected to previous WIFI_GPIO15 on "usb" sheet
|
7 years ago |
|
davor
|
7caf7a4f5f
|
schematics: v1.7.9 SD card hopfully connected properly to ESP32 SD_MMC
|
7 years ago |
|
davor
|
804ac1c309
|
schematics: Add some PN's for the BOM
|
7 years ago |
|
davor
|
6b50f65544
|
footprints: FPGA renaming Quad SPI lines D2,D3
schematics: reference FPGA footprint directly (not from rescue file)
|
7 years ago |
|
davor
|
e81d05b68d
|
schematics: renaming pins J..+- to GP,GN..
|
7 years ago |
|
davor
|
e91a42eb58
|
schematics: connecting usbserial chip directly to usb 5V,
in order that rest of board circuitry can be powered independently
from usbserial chip.
|
7 years ago |
|
davor
|
6228263ac6
|
schematics: additional diode R23 to make shutdown more reliable
reduce hold resistor, use schottky for nSLEEP
|
7 years ago |
|
davor
|
f4d7692c91
|
schematics: SD card symbol with 2 CD pins connected to GND
|
7 years ago |
|
Emard
|
aeb14da29b
|
schematics: using SOA008 and adding datasheet url to FTDI usbserial
|
7 years ago |
|
Emard
|
3915779e0c
|
schematics: part numbers and URLs of datasheets and manufacturers
of most chips and connectors. Small parts not done yet.
|
7 years ago |
|
davor
|
3336b63a5b
|
small schematics notes about WiFi
|
7 years ago |
|
Emard
|
52814d6ae0
|
WIFI LED (blue) on schematics
|
7 years ago |
|
Emard
|
4a35c95132
|
GPDI CEC add protection resistor R61 470 ohm
|
7 years ago |
|
Emard
|
a5a51a8f28
|
connected missing SD card pins to esp-32
|
7 years ago |
|
Emard
|
cca17d282d
|
open-close to check that everything loads fine
|
7 years ago |
|
Emard
|
35b3a8b3dd
|
changing to 45F which is production device now
schem symbol 45F fixed typo T8->T7 (GND) and SERDES
|
7 years ago |
|
davor
|
1ffed1dea1
|
comment at "usb" sheet about reasons for the JTAG pinout
different than ULX2s
|
7 years ago |
|
Emard
|
ba4c8e8d22
|
PCB v1.6 SDRAM fully reworked
|
7 years ago |
|
davor
|
1ea88bda53
|
Adding pins to schematic symbols for all chips in unit "H" (SERDES)
Non-serdes chips need GND connection on unit "H".
"power" sheet now connects GND's at unit "H".
|
7 years ago |
|
Emard
|
d57b16519c
|
update (I hope) all chip units to 85F
add more GND vias
|
7 years ago |
|
davor
|
e4fc99887e
|
moving GND and VCC on schematics symbols to
common locations for planned PCB which
supports upgrade path for example
12F->25F->45F->85F and if possible ECP5U->ECP5UM
|
7 years ago |
|
Emard
|
07de158d38
|
R56 for FT231X rev A,B,C workaround from TN140_FT231X Errata
|
7 years ago |
|
davor
|
1cdad1e4d0
|
all diodes SOD-323 and SOD-323F packages changed to handsoldering
(bigger pads, more reworkable)
silkscreen moving references GPDI1 and SW1 for readability
|
7 years ago |
|
davor
|
10df092413
|
using modified ECP5 footprint
|
7 years ago |
|
Emard
|
bab7ee607e
|
placeholder for 1.5k pullup for usb 1.0
|
7 years ago |
|
Emard
|
91ac1cc478
|
D8,D9,D51,D52: SMA package 2A low drop low profile
|
7 years ago |
|
davor
|
68a23c127c
|
set package SOD323 to all small diodes
|
7 years ago |
|
davor
|
f120d212d9
|
433 MHz onboard antenna (need to uncover copper infill layers)
|
7 years ago |
|
davor
|
9f6eae914c
|
connecting almost all free pins from ESP32 to FPGA
(only 4 left unconnected)
|
7 years ago |
|
davor
|
d462ffc350
|
Connecting more ESP32 WIFI pins,
sharing them with external 2.54 mm header
to access ADC and HSPI
|
7 years ago |
|
davor
|
0229a768ad
|
FPGA direct-to-pin Hackish USB transciver 27 ohm + 3.6 V zener
|
7 years ago |
|
davor
|
fdf38ad9a1
|
DIP switch moved to the right, near RAM.
Maybe should be moved more to the right not to overlap with OLED
|
7 years ago |
|
davor
|
5f589c33f4
|
USB directly to FPGA for possible USB1.1 core
|
8 years ago |
|
davor
|
6d14ed8ff0
|
Placing DIP switch, but not yet connecting it to FPGA
|
8 years ago |
|
davor
|
2153a220a0
|
schematic symbol for ADC MAX11123
small PCB traces cleanup
ADC chip placed on PCB but connected only to GND
|
8 years ago |
|
Emard
|
be09416928
|
Add 27 ohm resistors in series with FTDI USB and readme update
|
8 years ago |
|
Emard
|
ee7d266543
|
Resistors for LEDs
|
8 years ago |
|
Emard
|
18aef04f2c
|
JTAG header
|
8 years ago |
|
Emard
|
238ad770ce
|
moving USB LEDs on TOP layer
|
8 years ago |
|
davor
|
b7500cc477
|
increasing thickness of power traces, moving clock
to a bank which is always at 3.3V
|
8 years ago |
|
davor
|
2a60828a99
|
schem. pullup 1.5k for USB 1.1 full speed mode
|
8 years ago |
|
davor
|
1a122bfc67
|
fully routed
|
8 years ago |
|
davor
|
dbf4b92a22
|
audio DAC routed
|
8 years ago |
|
davor
|
23b588ff16
|
Routing... 4 routes remaining
|
8 years ago |
|
davor
|
0f9d00f602
|
Buffer capacitor for SDRAM
|
8 years ago |
|
Emard
|
108abc3158
|
connecting 3.3V and 1.2V
|
8 years ago |
