forksand
/
fs-ulx3s
1
0
Fork 0
Code Issues 19 Pull Requests Releases Wiki Activity
PCB for ULX3S FPGA R&D board. Fork Sand fork of https://github.com/emard/ulx3s https://www.forksand.com/
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
18 Commits
1 Branch
0 Tags
117 MiB
 
 
 
 
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '1b53425bb2'
${ noResults }
Go to file
davor 1b53425bb2
changing chip name and slightly reordering blocks in the schematics 		8 years ago
doc Uploading initial kicad project for ULX3S 9 years ago
footprints changing BANK0 (Unit A) shematic symbol and 8 years ago
pic using connectors 2x32 for general purpose and 2x15 for 2 PMODs 8 years ago
README.md readme update 8 years ago
fp-lib-table add missing library footprint/usb_otg 8 years ago
gpio.bak changing chip name and slightly reordering blocks in the schematics 8 years ago
gpio.sch changing chip name and slightly reordering blocks in the schematics 8 years ago
ulx3s-cache.lib changing BANK0 (Unit A) shematic symbol and 8 years ago
ulx3s-rescue.lib updating pins for BANK1 (still incomplete) 8 years ago
ulx3s.bak changing chip name and slightly reordering blocks in the schematics 8 years ago
ulx3s.kicad_pcb changing BANK0 (Unit A) shematic symbol and 8 years ago
ulx3s.kicad_pcb-bak changing BANK0 (Unit A) shematic symbol and 8 years ago
ulx3s.net changing BANK0 (Unit A) shematic symbol and 8 years ago
ulx3s.pro updating pins for BANK1 (still incomplete) 8 years ago
ulx3s.sch changing chip name and slightly reordering blocks in the schematics 8 years ago

README.md

ULX3S PCB

This is work-in-progress place for putting some wishes of a small FPGA board.

Instead of describing in written, it is better explained when drawn in kicad.

Currently PCB is not routed. Only some footprintes are being collected and some are incomplete,

Here are just so get some insight how will it all physically fit and look.

From production of this, we are far, far away :)

TODO

3.5 mm jack footprint

Completing FPGA shcematics blocks and checking fitness for the footprint

Switching voltage regulators

Check SD card slot footprint

USB and GPDI footprints without thru-holes

SPI OLED placeholder (thru hole probably)

2.54 mm external JTAG header

FTDI usb-jtag chip

Oscillators (25/50/100 MHz)

SPI flash chip for fpga configuration

SDRAM chip 32MB

LEDs: 8 blinkleds, 1 usb led

IR camera placeholder

OV767 color camera placeholder

RTC clock low ppm drift

PushButtons: 6 (2+4) U A B L D R