PCB for ULX3S FPGA R&D board. Fork Sand fork of https://github.com/emard/ulx3s https://www.forksand.com/
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
Emard 752eddee0e
J1 routed using only purple plane, (yellow plane made free)
8 years ago
doc recommendations for BGA381 4-layer PCB layout 8 years ago
footprints fixing errors in schem symbol BANK6 8 years ago
pic update 3D view top 8 years ago
plot gerber update 8 years ago
.gitignore use new footprint for crystal oscillator 8 years ago
README.md readme update 8 years ago
analog.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
analog.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
blinkey.bak J1 routed using only purple plane, (yellow plane made free) 8 years ago
blinkey.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
flash.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
flash.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
fp-lib-table use new footprint for crystal oscillator 8 years ago
gpdi.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
gpdi.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
gpio.bak connecting FTDI TXD/RXD 8 years ago
gpio.sch J1 routed using only purple plane, (yellow plane made free) 8 years ago
power.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
power.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
ram.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
ram.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
sdcard.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
sdcard.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
ulx3s-cache.lib using corrected schem symbol, reordering pins 8 years ago
ulx3s-rescue.lib updating pins for BANK1 (still incomplete) 8 years ago
ulx3s.bak using corrected schem symbol, reordering pins 8 years ago
ulx3s.kicad_pcb J1 routed using only purple plane, (yellow plane made free) 8 years ago
ulx3s.kicad_pcb-bak J1 routed using only purple plane, (yellow plane made free) 8 years ago
ulx3s.pro Placing 40-pin connectors side-by-side, 8 years ago
ulx3s.sch use new schem symbol 8 years ago
usb.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
usb.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
wifi.bak connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago
wifi.sch connecting JTAG lines to FTDI serial lines RI DCD CTS DSR 8 years ago

README.md

ULX3S PCB

This is work-in-progress place for putting some wishes of a small FPGA board.

Instead of describing in written, it is better explained when drawn in kicad:

kicad ulx3s.pro

Currently this is only partial schematics and partial floorplanning. PCB is not routed. Some footprintes are collected and some are incomplete.

An overview if the parts will fit in the space how it will look.

From production of this, we are far, far away :)

Features

3.5 mm jack footprint

Switching voltage regulators

USB footprints without thru-holes

SPI OLED placeholder (thru hole probably)

FTDI 2232 usb-jtag chip

SPI flash chip

SDRAM chip

LEDs: 8 blinkleds, 1 usb led

RTC clock, quartz and battery

3.3V-5V I2C bidirectional level shifter for GPDI

GPDI is General Purpose Differential Interface, Electrically LVDS, mostly TMDS tolerant female receptacle more-or-less compatible with digital monitors/TVs

Todo

Completing FPGA IO bank shcematics blocks

Check SD card slot footprint

Oscillators (25/50/100 MHz)

rearrange PushButtons: 6 (2+4)

         U
A B    L D R

IR camera placeholder

OV767 color camera placeholder

2.54 mm external JTAG header