|
|
|
@ -79,48 +79,4 @@
|
|
|
|
|
# endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* PS/2 Interrupt configuration
|
|
|
|
|
*/
|
|
|
|
|
#ifdef PS2_USE_INT
|
|
|
|
|
/* uses INT1 for clock line(ATMega32U4) */
|
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
|
#define PS2_CLOCK_PIN PIND
|
|
|
|
|
#define PS2_CLOCK_DDR DDRD
|
|
|
|
|
#define PS2_CLOCK_BIT 1
|
|
|
|
|
|
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
|
#define PS2_DATA_BIT 0
|
|
|
|
|
|
|
|
|
|
#define PS2_INT_INIT() do { \
|
|
|
|
|
EICRA |= ((1<<ISC11) | \
|
|
|
|
|
(0<<ISC10)); \
|
|
|
|
|
} while (0)
|
|
|
|
|
#define PS2_INT_ON() do { \
|
|
|
|
|
EIMSK |= (1<<INT1); \
|
|
|
|
|
} while (0)
|
|
|
|
|
#define PS2_INT_OFF() do { \
|
|
|
|
|
EIMSK &= ~(1<<INT1); \
|
|
|
|
|
} while (0)
|
|
|
|
|
#define PS2_INT_VECT INT1_vect
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* PS/2 Busywait configuration
|
|
|
|
|
*/
|
|
|
|
|
#ifdef PS2_USE_BUSYWAIT
|
|
|
|
|
#define PS2_CLOCK_PORT PORTD
|
|
|
|
|
#define PS2_CLOCK_PIN PIND
|
|
|
|
|
#define PS2_CLOCK_DDR DDRD
|
|
|
|
|
#define PS2_CLOCK_BIT 1
|
|
|
|
|
|
|
|
|
|
#define PS2_DATA_PORT PORTD
|
|
|
|
|
#define PS2_DATA_PIN PIND
|
|
|
|
|
#define PS2_DATA_DDR DDRD
|
|
|
|
|
#define PS2_DATA_BIT 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|