davor
|
cc6adc5a4d
|
readme update
|
7 years ago |
|
davor
|
22a79ec617
|
readme update
|
7 years ago |
|
davor
|
6cadba6783
|
readme update
|
7 years ago |
|
davor
|
20d94f7e3e
|
readme update
|
7 years ago |
|
davor
|
9fbd80ba77
|
readme update
|
7 years ago |
|
davor
|
449751bbbe
|
readme update
|
7 years ago |
|
davor
|
aa176cae9f
|
readme update
|
7 years ago |
|
davor
|
a0d5476205
|
readme update
|
7 years ago |
|
davor
|
f976a0aaff
|
readme update
|
7 years ago |
|
davor
|
42c141a886
|
readme update
|
7 years ago |
|
davor
|
f7dc501e2c
|
readme update
|
7 years ago |
|
davor
|
a560d000d7
|
feadme update
|
7 years ago |
|
Emard
|
272eda6bb4
|
readme update
|
7 years ago |
|
Emard
|
78e4a8ddbb
|
readme update
|
7 years ago |
|
davor
|
017c797154
|
readme update
|
7 years ago |
|
davor
|
33440ee3fa
|
schematics, readme: swap SD_CLK and SD_D2 pins,
now SD_CLK is connected to clock capable FPGA pin
|
7 years ago |
|
davor
|
f9985ae004
|
readme update
|
7 years ago |
|
davor
|
c86d41449f
|
readme update
|
7 years ago |
|
davor
|
62585a80c2
|
readme update
|
7 years ago |
|
davor
|
516eb333b7
|
readme update
|
7 years ago |
|
davor
|
f4af631532
|
readme update
|
7 years ago |
|
davor
|
cdbf0bf69f
|
readme update
|
7 years ago |
|
davor
|
4cdd2f2853
|
readme update
|
7 years ago |
|
davor
|
34584d4156
|
readme update
|
7 years ago |
|
davor
|
448ac4f099
|
readme update
|
7 years ago |
|
davor
|
9fbc363beb
|
readme update
|
7 years ago |
|
davor
|
3fb38e47a1
|
readme update
|
7 years ago |
|
davor
|
7cd2e904a5
|
resolve merge conflict
|
7 years ago |
|
davor
|
87095ae784
|
readme and doc update
|
7 years ago |
|
Emard
|
0bdbc3e0b3
|
readme update
|
7 years ago |
|
Emard
|
cae9d9685d
|
readme update
|
7 years ago |
|
Emard
|
13bcf60f39
|
readme update
|
7 years ago |
|
Emard
|
0fefc8839a
|
readme update and some simple manual
|
7 years ago |
|
davor
|
0556de6498
|
readme update
|
7 years ago |
|
davor
|
1696f5c161
|
readme update
|
7 years ago |
|
davor
|
aef5c59599
|
readme and upgrade update
|
7 years ago |
|
davor
|
28a3c7019c
|
readme and upgrading update
|
7 years ago |
|
davor
|
c1cf614eb0
|
readme update
|
7 years ago |
|
davor
|
a81d5e5b35
|
readme update
|
7 years ago |
|
davor
|
7e3365c604
|
readme update
|
7 years ago |
|
davor
|
8de462036e
|
readme update
|
7 years ago |
|
davor
|
5ae86e21bc
|
readme update
|
7 years ago |
|
davor
|
9041a4f07a
|
readme update, separated document for the PCB v1.7 upgrade
|
7 years ago |
|
davor
|
abccea4d9d
|
readme update
|
7 years ago |
|
davor
|
fb4fa2cd90
|
readme update
|
7 years ago |
|
davor
|
73ff0e5834
|
readme update
|
7 years ago |
|
davor
|
c76c7e9686
|
readme update
|
7 years ago |
|
davor
|
47fbd0ddbb
|
readme update
|
7 years ago |
|
davor
|
3a87d41201
|
schematics: additional comments for wifi bootstrapping and readme update
|
7 years ago |
|
davor
|
f5de9a85ed
|
schematics: connecting SHUTDOWN to FPGA
|
7 years ago |
