davor
|
c7bd51d88c
|
schematics: using better looking i2c level translator schematic symbol
|
7 years ago |
|
davor
|
5096a087f9
|
schematics: SPI flash chip schematic symbol changed from FRAM to EEPROM
It has same pinout but looks better in BOM.
|
7 years ago |
|
davor
|
a1c2e8228f
|
schematics: changing old rescue symbols with new from kicad 5 library
|
7 years ago |
|
davor
|
40bd7d8cf3
|
update chached libs
|
7 years ago |
|
davor
|
522a1d08f1
|
schematics: symbol library with separate audio jack lib
|
7 years ago |
|
davor
|
d1008f9821
|
schematics: using battery footprint from project local library
|
7 years ago |
|
davor
|
6f35d77b4b
|
schematics: instead of micro-gpdi-d symbol using gpdi-d
|
7 years ago |
|
davor
|
853497d403
|
schematics: replace 45F chip with 85F
|
7 years ago |
|
davor
|
82a9589724
|
schematics: using generic DCDC converter symbol
|
7 years ago |
|
davor
|
3996e140ef
|
schematics: kicad 5 load and save
|
7 years ago |
|
davor
|
ec8c012ebb
|
schematics: jumper for selectable 2.5V/3.3V J1 voltage
|
7 years ago |
|
davor
|
a04b74cc61
|
schematics, footprints: micro usb cleanup
|
7 years ago |
|
davor
|
6079a51257
|
schematics: symbol for SDRAM copied from rescue to proper library
|
7 years ago |
|
davor
|
c1053dd7bd
|
schematics: cleanup of MFG_PN to simplify BOM
|
7 years ago |
|
davor
|
6b50f65544
|
footprints: FPGA renaming Quad SPI lines D2,D3
schematics: reference FPGA footprint directly (not from rescue file)
|
7 years ago |
|
davor
|
f4d7692c91
|
schematics: SD card symbol with 2 CD pins connected to GND
|
7 years ago |
|
Emard
|
020d7bdfa7
|
schematics: change core voltage 1.2V->1.1V (RB1 changed 15k->18k)
FPGA Chip in ULX3S is LFE5U-45F-6BG381C and it needs 1.1V.
5G chips like LFE5U5G-45F-6BG381C would need 1.2V
|
7 years ago |
|
Emard
|
cca17d282d
|
open-close to check that everything loads fine
|
7 years ago |
|
Emard
|
35b3a8b3dd
|
changing to 45F which is production device now
schem symbol 45F fixed typo T8->T7 (GND) and SERDES
|
7 years ago |
|
Emard
|
ba4c8e8d22
|
PCB v1.6 SDRAM fully reworked
|
7 years ago |
|
davor
|
220f575442
|
schematic "power" sheet and footprint cosmetics
|
7 years ago |
|
davor
|
1ea88bda53
|
Adding pins to schematic symbols for all chips in unit "H" (SERDES)
Non-serdes chips need GND connection on unit "H".
"power" sheet now connects GND's at unit "H".
|
7 years ago |
|
Emard
|
d57b16519c
|
update (I hope) all chip units to 85F
add more GND vias
|
7 years ago |
|
davor
|
fffde2cf88
|
Additional GND for 85F chips
|
7 years ago |
|
davor
|
e4fc99887e
|
moving GND and VCC on schematics symbols to
common locations for planned PCB which
supports upgrade path for example
12F->25F->45F->85F and if possible ECP5U->ECP5UM
|
7 years ago |
|
Emard
|
06a8d751d9
|
Jumpers (default OFF) for 3 switcher voltages
|
7 years ago |
|
davor
|
10df092413
|
using modified ECP5 footprint
|
7 years ago |
|
davor
|
eaf4c2402a
|
Fab layer, moving values to avoid overlap writings
GPDI footprint edited to remove some unneeded lines
Gerbers update
|
7 years ago |
|
davor
|
f120d212d9
|
433 MHz onboard antenna (need to uncover copper infill layers)
|
7 years ago |
|
davor
|
0229a768ad
|
FPGA direct-to-pin Hackish USB transciver 27 ohm + 3.6 V zener
|
7 years ago |
|
davor
|
fdf38ad9a1
|
DIP switch moved to the right, near RAM.
Maybe should be moved more to the right not to overlap with OLED
|
7 years ago |
|
davor
|
ee20b46f6d
|
connecting ADC substrate pad to GND
|
8 years ago |
|
davor
|
2153a220a0
|
schematic symbol for ADC MAX11123
small PCB traces cleanup
ADC chip placed on PCB but connected only to GND
|
8 years ago |
|
Emard
|
18aef04f2c
|
JTAG header
|
8 years ago |
|
davor
|
9d6f8bf493
|
improving SD card power supply and replacing with
suitable schematic symbol for micro SD card (was normal SD card)
|
8 years ago |
|
Davor
|
19b884baef
|
using corrected schem symbol, reordering pins
|
8 years ago |
|
Davor
|
39dce76f0a
|
use new schem symbol
|
8 years ago |
|
davor
|
70fb21781b
|
reorder GPDI differential pairs for almost straitforward routing
|
8 years ago |
|
davor
|
a8f1214b27
|
reorder SDRAM to FPGA connection for straightforward routing
|
8 years ago |
|
Davor
|
632e5bd443
|
importing netlist with differential pairs named + -
|
8 years ago |
|
Davor
|
ec42a18d26
|
reordering RAM connections to use peripheral pins near SDRAM chip
|
8 years ago |
|
davor
|
9570c1137b
|
small edits
|
8 years ago |
|
davor
|
c297a5294f
|
adding 25 MHz oscillator and moving some parts around
|
8 years ago |
|
Davor
|
a477fbd050
|
connecting flash config chip
|
8 years ago |
|
davor
|
dc1ae11172
|
partially routed board using "freeroute" autorouter
|
8 years ago |
|
davor
|
85cb0b3f93
|
Placing 40-pin connectors side-by-side,
changing ft2232 to ft231x
|
8 years ago |
|
davor
|
5d5a4031cc
|
pins VREF named on schematic symbol of fpga
|
8 years ago |
|
davor
|
a60712b2f6
|
place renumbered schematic units of the fpga chip
|
8 years ago |
|
davor
|
e2899667ef
|
place all available banks to gpio page
|
8 years ago |
|
davor
|
4f3fabdb5f
|
oled updated on the schematic and PCB
|
8 years ago |
